-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_emalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_10_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_11_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_12_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_13_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_14_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_10_hwPtErr_V_r : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_11_hwPtErr_V_r : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_12_hwPtErr_V_r : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_13_hwPtErr_V_r : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_14_hwPtErr_V_r : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tk2em_emalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal calo_14_hwPt_V_read_1_reg_3069 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal calo_13_hwPt_V_read_1_reg_3074 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_12_hwPt_V_read_1_reg_3079 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_11_hwPt_V_read_1_reg_3084 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_10_hwPt_V_read_1_reg_3089 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPt_V_read_1_reg_3094 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_1_reg_3099 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_1_reg_3104 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_1_reg_3109 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_1_reg_3114 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_1_reg_3119 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_3124 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_3129 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_1_reg_3134 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_1_reg_3139 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_3144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_fu_390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_reg_3151 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_2889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_3159 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_376_reg_3166 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_18_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_18_reg_3171 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_1_fu_414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_1_reg_3178 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_1_fu_2895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_reg_3186 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_379_reg_3193 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_19_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_19_reg_3198 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_2_fu_438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_2_reg_3205 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_2901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_reg_3213 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_382_reg_3220 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_20_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_20_reg_3225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_3_fu_462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_3_reg_3232 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_2907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_reg_3240 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_385_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_21_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_21_reg_3252 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_4_fu_486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_4_reg_3259 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_4_fu_2913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_reg_3267 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_388_reg_3274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_22_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_22_reg_3279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_5_fu_510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_5_reg_3286 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_5_fu_2919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_reg_3294 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_391_reg_3301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_23_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_23_reg_3306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_6_fu_534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_6_reg_3313 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_6_fu_2925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_reg_3321 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_394_reg_3328 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_24_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_24_reg_3333 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_7_fu_558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_7_reg_3340 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_7_fu_2931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_reg_3348 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_397_reg_3355 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_25_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_25_reg_3360 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_8_fu_582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_8_reg_3367 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_8_fu_2937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_reg_3375 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_400_reg_3382 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_26_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_26_reg_3387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_9_fu_606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_9_reg_3394 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_9_fu_2943_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_reg_3402 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_403_reg_3409 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_27_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_27_reg_3414 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_s_fu_630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_s_reg_3421 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_s_fu_2949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_s_reg_3429 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_406_reg_3436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_29_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_29_reg_3441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_10_fu_654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_10_reg_3448 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_10_fu_2955_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_10_reg_3456 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_409_reg_3463 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_30_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_30_reg_3468 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_11_fu_678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_11_reg_3475 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_11_fu_2961_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_11_reg_3483 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_412_reg_3490 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_31_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_31_reg_3495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_12_fu_702_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_12_reg_3502 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_12_fu_2967_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_12_reg_3510 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_415_reg_3517 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_32_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_32_reg_3522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_13_fu_726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_13_reg_3529 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_13_fu_2973_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_13_reg_3537 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_418_reg_3544 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_2979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_3549 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sigma2Hi_fu_760_p2 : signal is "no";
    signal sigma2Hi_reg_3555 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_2985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_reg_3560 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_1_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_1_fu_781_p2 : signal is "no";
    signal sigma2Hi_1_reg_3566 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_2991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_3571 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_2_fu_802_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_2_fu_802_p2 : signal is "no";
    signal sigma2Hi_2_reg_3577 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_2997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_3582 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_3_fu_823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_3_fu_823_p2 : signal is "no";
    signal sigma2Hi_3_reg_3588 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_3003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_3593 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_4_fu_844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_4_fu_844_p2 : signal is "no";
    signal sigma2Hi_4_reg_3599 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_3009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_3604 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_5_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_5_fu_865_p2 : signal is "no";
    signal sigma2Hi_5_reg_3610 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_3015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_3615 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_6_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_6_fu_886_p2 : signal is "no";
    signal sigma2Hi_6_reg_3621 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_3021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_3626 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_7_fu_907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_7_fu_907_p2 : signal is "no";
    signal sigma2Hi_7_reg_3632 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_3027_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_3637 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_8_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_8_fu_928_p2 : signal is "no";
    signal sigma2Hi_8_reg_3643 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_3033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_3648 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_9_fu_949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_9_fu_949_p2 : signal is "no";
    signal sigma2Hi_9_reg_3654 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_fu_3039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_reg_3659 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_s_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_s_fu_970_p2 : signal is "no";
    signal sigma2Hi_s_reg_3665 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_fu_3045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_reg_3670 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_10_fu_991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_10_fu_991_p2 : signal is "no";
    signal sigma2Hi_10_reg_3676 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_fu_3051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_reg_3681 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_11_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_11_fu_1012_p2 : signal is "no";
    signal sigma2Hi_11_reg_3687 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_3057_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_reg_3692 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_12_fu_1033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_12_fu_1033_p2 : signal is "no";
    signal sigma2Hi_12_reg_3698 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_fu_3063_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_reg_3703 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_13_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_13_fu_1054_p2 : signal is "no";
    signal sigma2Hi_13_reg_3709 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_1_fu_747_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_768_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_1_fu_777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_789_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_2_fu_798_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_810_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_3_fu_819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_831_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_4_fu_840_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_852_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_5_fu_861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_873_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_6_fu_882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_894_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_7_fu_903_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_915_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_8_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_936_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_9_fu_945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_957_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_s_fu_966_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_978_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_10_fu_987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_999_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_11_fu_1008_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1020_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_12_fu_1029_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1041_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_13_fu_1050_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_fu_1062_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1059_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge_fu_1097_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp180_demorgan_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_cast_fu_1105_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_1109_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_not_demorgan_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_not_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_378_fu_1172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_377_fu_1169_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge1_fu_1207_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_1_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp183_demorgan_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_cast_fu_1215_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp1_fu_1219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_1_not_demorg_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_not_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_381_fu_1282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_2_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_380_fu_1279_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge2_fu_1317_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_2_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp186_demorgan_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_cast_fu_1325_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp3_fu_1329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_2_not_demorg_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_not_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_fu_1392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_3_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_fu_1389_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge3_fu_1427_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_3_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp189_demorgan_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_cast_fu_1435_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_3_not_demorg_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_not_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_4_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_fu_1502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_4_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_386_fu_1499_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge4_fu_1537_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_4_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp192_demorgan_fu_1555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_cast_fu_1545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp8_fu_1549_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_4_not_demorg_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_not_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_5_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_5_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_389_fu_1609_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge5_fu_1647_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_5_not_demorg_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_not_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp197_demorgan_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge5_cast_fu_1655_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_1688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_6_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_fu_1722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_6_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_fu_1719_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge6_fu_1757_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_6_not_demorg_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_not_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_6_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp200_demorgan_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge6_cast_fu_1765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_1798_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_7_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_396_fu_1832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_7_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_fu_1829_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge7_fu_1867_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_7_not_demorg_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_not_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_7_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp203_demorgan_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge7_cast_fu_1875_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp14_fu_1908_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_8_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_399_fu_1942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_8_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_398_fu_1939_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge8_fu_1977_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_8_not_demorg_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_not_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_8_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp206_demorgan_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge8_cast_fu_1985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_2018_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_9_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_fu_2052_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_9_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_401_fu_2049_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge9_fu_2087_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_9_not_demorg_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_not_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_9_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp29_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp209_demorgan_fu_2134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge9_cast_fu_2095_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp18_fu_2128_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_s_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_s_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_405_fu_2162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_s_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_s_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_404_fu_2159_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge10_fu_2197_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_not_demorga_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_not_28_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_s_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp212_demorgan_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_s_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp33_fu_2249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge10_cast_fu_2205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp20_fu_2238_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_10_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_10_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_408_fu_2272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_10_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_10_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_407_fu_2269_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge11_fu_2307_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_10_not_demor_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_10_not_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_10_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp35_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp34_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp215_demorgan_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_10_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp36_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge11_cast_fu_2315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp22_fu_2348_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_11_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_11_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_fu_2382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_11_fu_2402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_11_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_410_fu_2379_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge12_fu_2417_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_11_not_demor_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_11_not_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_11_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp38_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp37_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp218_demorgan_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_11_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp39_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge12_cast_fu_2425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp24_fu_2458_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_12_fu_2497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_12_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_fu_2492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_12_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_12_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_413_fu_2489_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge13_fu_2527_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_12_not_demor_fu_2539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_12_not_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_12_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp41_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp40_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp221_demorgan_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_12_fu_2506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp42_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge13_cast_fu_2535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp26_fu_2568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_13_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_13_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_fu_2602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_13_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_13_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_fu_2599_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge14_fu_2637_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_13_not_demor_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_13_not_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_13_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp44_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp43_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp224_demorgan_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_13_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp45_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_fu_2695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_cast_fu_2645_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp28_fu_2678_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_0_write_assign_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_1_write_assign_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_2_write_assign_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_3_write_assign_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_4_write_assign_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_5_write_assign_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_6_write_assign_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_7_write_assign_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_8_write_assign_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_9_write_assign_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_10_write_assig_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_11_write_assig_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_12_write_assig_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_13_write_assig_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_14_write_assig_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_0_V_write_s_fu_1132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_1_V_write_s_fu_1242_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_2_V_write_s_fu_1352_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_3_V_write_s_fu_1462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_4_V_write_s_fu_1572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_5_V_write_s_fu_1711_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_6_V_write_s_fu_1821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_7_V_write_s_fu_1931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_8_V_write_s_fu_2041_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_9_V_write_s_fu_2151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_10_V_write_fu_2261_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_11_V_write_fu_2371_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_12_V_write_fu_2481_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_13_V_write_fu_2591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_14_V_write_fu_2701_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_2889_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_2889_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_1_fu_2895_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_1_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_fu_2895_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_2901_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_2_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_fu_2901_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_2907_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_3_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_fu_2907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_4_fu_2913_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_4_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_fu_2913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_5_fu_2919_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_5_fu_516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_fu_2919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_6_fu_2925_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_6_fu_540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_fu_2925_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_7_fu_2931_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_7_fu_564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_fu_2931_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_8_fu_2937_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_8_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_fu_2937_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_9_fu_2943_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_9_fu_612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_fu_2943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_s_fu_2949_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_s_fu_636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_s_fu_2949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_10_fu_2955_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_10_fu_660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_10_fu_2955_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_11_fu_2961_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_11_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_11_fu_2961_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_12_fu_2967_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_12_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_12_fu_2967_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_13_fu_2973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_13_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_13_fu_2973_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_2979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_2979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_2985_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_s_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_2985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_2991_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_2991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_2997_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_2997_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_3003_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_4_fu_828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_3003_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_3009_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_3009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_fu_3015_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_870_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_3015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_3021_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_7_fu_891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_3021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_3027_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_8_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_3027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_9_fu_3033_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_9_fu_933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_3033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_fu_3039_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_10_fu_954_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_fu_3039_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_11_fu_3045_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_11_fu_975_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_fu_3045_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_3051_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_fu_996_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_fu_3051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_13_fu_3057_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_13_fu_1017_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_3057_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_fu_3063_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_14_fu_1038_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_fu_3063_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgofYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgofYi_U1044 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_fu_2889_p0,
        din1 => r_V_1_fu_2889_p1,
        dout => r_V_1_fu_2889_p2);

    mp7wrapped_pfalgofYi_U1045 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_1_fu_2895_p0,
        din1 => r_V_1_1_fu_2895_p1,
        dout => r_V_1_1_fu_2895_p2);

    mp7wrapped_pfalgofYi_U1046 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_2_fu_2901_p0,
        din1 => r_V_1_2_fu_2901_p1,
        dout => r_V_1_2_fu_2901_p2);

    mp7wrapped_pfalgofYi_U1047 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_3_fu_2907_p0,
        din1 => r_V_1_3_fu_2907_p1,
        dout => r_V_1_3_fu_2907_p2);

    mp7wrapped_pfalgofYi_U1048 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_4_fu_2913_p0,
        din1 => r_V_1_4_fu_2913_p1,
        dout => r_V_1_4_fu_2913_p2);

    mp7wrapped_pfalgofYi_U1049 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_5_fu_2919_p0,
        din1 => r_V_1_5_fu_2919_p1,
        dout => r_V_1_5_fu_2919_p2);

    mp7wrapped_pfalgofYi_U1050 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_6_fu_2925_p0,
        din1 => r_V_1_6_fu_2925_p1,
        dout => r_V_1_6_fu_2925_p2);

    mp7wrapped_pfalgofYi_U1051 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_7_fu_2931_p0,
        din1 => r_V_1_7_fu_2931_p1,
        dout => r_V_1_7_fu_2931_p2);

    mp7wrapped_pfalgofYi_U1052 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_8_fu_2937_p0,
        din1 => r_V_1_8_fu_2937_p1,
        dout => r_V_1_8_fu_2937_p2);

    mp7wrapped_pfalgofYi_U1053 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_9_fu_2943_p0,
        din1 => r_V_1_9_fu_2943_p1,
        dout => r_V_1_9_fu_2943_p2);

    mp7wrapped_pfalgofYi_U1054 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_s_fu_2949_p0,
        din1 => r_V_1_s_fu_2949_p1,
        dout => r_V_1_s_fu_2949_p2);

    mp7wrapped_pfalgofYi_U1055 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_10_fu_2955_p0,
        din1 => r_V_1_10_fu_2955_p1,
        dout => r_V_1_10_fu_2955_p2);

    mp7wrapped_pfalgofYi_U1056 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_11_fu_2961_p0,
        din1 => r_V_1_11_fu_2961_p1,
        dout => r_V_1_11_fu_2961_p2);

    mp7wrapped_pfalgofYi_U1057 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_12_fu_2967_p0,
        din1 => r_V_1_12_fu_2967_p1,
        dout => r_V_1_12_fu_2967_p2);

    mp7wrapped_pfalgofYi_U1058 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_13_fu_2973_p0,
        din1 => r_V_1_13_fu_2973_p1,
        dout => r_V_1_13_fu_2973_p2);

    mp7wrapped_pfalgofYi_U1059 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_fu_2979_p0,
        din1 => r_V_fu_2979_p1,
        dout => r_V_fu_2979_p2);

    mp7wrapped_pfalgofYi_U1060 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_s_fu_2985_p0,
        din1 => r_V_s_fu_2985_p1,
        dout => r_V_s_fu_2985_p2);

    mp7wrapped_pfalgofYi_U1061 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_2_fu_2991_p0,
        din1 => r_V_2_fu_2991_p1,
        dout => r_V_2_fu_2991_p2);

    mp7wrapped_pfalgofYi_U1062 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_3_fu_2997_p0,
        din1 => r_V_3_fu_2997_p1,
        dout => r_V_3_fu_2997_p2);

    mp7wrapped_pfalgofYi_U1063 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_3003_p0,
        din1 => r_V_4_fu_3003_p1,
        dout => r_V_4_fu_3003_p2);

    mp7wrapped_pfalgofYi_U1064 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_5_fu_3009_p0,
        din1 => r_V_5_fu_3009_p1,
        dout => r_V_5_fu_3009_p2);

    mp7wrapped_pfalgofYi_U1065 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_6_fu_3015_p0,
        din1 => r_V_6_fu_3015_p1,
        dout => r_V_6_fu_3015_p2);

    mp7wrapped_pfalgofYi_U1066 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_7_fu_3021_p0,
        din1 => r_V_7_fu_3021_p1,
        dout => r_V_7_fu_3021_p2);

    mp7wrapped_pfalgofYi_U1067 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_8_fu_3027_p0,
        din1 => r_V_8_fu_3027_p1,
        dout => r_V_8_fu_3027_p2);

    mp7wrapped_pfalgofYi_U1068 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_9_fu_3033_p0,
        din1 => r_V_9_fu_3033_p1,
        dout => r_V_9_fu_3033_p2);

    mp7wrapped_pfalgofYi_U1069 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_10_fu_3039_p0,
        din1 => r_V_10_fu_3039_p1,
        dout => r_V_10_fu_3039_p2);

    mp7wrapped_pfalgofYi_U1070 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_11_fu_3045_p0,
        din1 => r_V_11_fu_3045_p1,
        dout => r_V_11_fu_3045_p2);

    mp7wrapped_pfalgofYi_U1071 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_12_fu_3051_p0,
        din1 => r_V_12_fu_3051_p1,
        dout => r_V_12_fu_3051_p2);

    mp7wrapped_pfalgofYi_U1072 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_13_fu_3057_p0,
        din1 => r_V_13_fu_3057_p1,
        dout => r_V_13_fu_3057_p2);

    mp7wrapped_pfalgofYi_U1073 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_14_fu_3063_p0,
        din1 => r_V_14_fu_3063_p1,
        dout => r_V_14_fu_3063_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                calo_0_hwPt_V_read_1_reg_3139 <= calo_0_hwPt_V_read;
                calo_10_hwPt_V_read_1_reg_3089 <= calo_10_hwPt_V_read;
                calo_11_hwPt_V_read_1_reg_3084 <= calo_11_hwPt_V_read;
                calo_12_hwPt_V_read_1_reg_3079 <= calo_12_hwPt_V_read;
                calo_13_hwPt_V_read_1_reg_3074 <= calo_13_hwPt_V_read;
                calo_14_hwPt_V_read_1_reg_3069 <= calo_14_hwPt_V_read;
                calo_1_hwPt_V_read_1_reg_3134 <= calo_1_hwPt_V_read;
                calo_2_hwPt_V_read_1_reg_3129 <= calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_1_reg_3124 <= calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_1_reg_3119 <= calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_1_reg_3114 <= calo_5_hwPt_V_read;
                calo_6_hwPt_V_read_1_reg_3109 <= calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_1_reg_3104 <= calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_1_reg_3099 <= calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_1_reg_3094 <= calo_9_hwPt_V_read;
                ptdiff_V_10_reg_3448 <= ptdiff_V_10_fu_654_p2;
                ptdiff_V_11_reg_3475 <= ptdiff_V_11_fu_678_p2;
                ptdiff_V_12_reg_3502 <= ptdiff_V_12_fu_702_p2;
                ptdiff_V_13_reg_3529 <= ptdiff_V_13_fu_726_p2;
                ptdiff_V_1_reg_3178 <= ptdiff_V_1_fu_414_p2;
                ptdiff_V_2_reg_3205 <= ptdiff_V_2_fu_438_p2;
                ptdiff_V_3_reg_3232 <= ptdiff_V_3_fu_462_p2;
                ptdiff_V_4_reg_3259 <= ptdiff_V_4_fu_486_p2;
                ptdiff_V_5_reg_3286 <= ptdiff_V_5_fu_510_p2;
                ptdiff_V_6_reg_3313 <= ptdiff_V_6_fu_534_p2;
                ptdiff_V_7_reg_3340 <= ptdiff_V_7_fu_558_p2;
                ptdiff_V_8_reg_3367 <= ptdiff_V_8_fu_582_p2;
                ptdiff_V_9_reg_3394 <= ptdiff_V_9_fu_606_p2;
                ptdiff_V_reg_3151 <= ptdiff_V_fu_390_p2;
                ptdiff_V_s_reg_3421 <= ptdiff_V_s_fu_630_p2;
                r_V_1_10_reg_3456 <= r_V_1_10_fu_2955_p2;
                r_V_1_11_reg_3483 <= r_V_1_11_fu_2961_p2;
                r_V_1_12_reg_3510 <= r_V_1_12_fu_2967_p2;
                r_V_1_13_reg_3537 <= r_V_1_13_fu_2973_p2;
                r_V_1_1_reg_3186 <= r_V_1_1_fu_2895_p2;
                r_V_1_2_reg_3213 <= r_V_1_2_fu_2901_p2;
                r_V_1_3_reg_3240 <= r_V_1_3_fu_2907_p2;
                r_V_1_4_reg_3267 <= r_V_1_4_fu_2913_p2;
                r_V_1_5_reg_3294 <= r_V_1_5_fu_2919_p2;
                r_V_1_6_reg_3321 <= r_V_1_6_fu_2925_p2;
                r_V_1_7_reg_3348 <= r_V_1_7_fu_2931_p2;
                r_V_1_8_reg_3375 <= r_V_1_8_fu_2937_p2;
                r_V_1_9_reg_3402 <= r_V_1_9_fu_2943_p2;
                r_V_1_reg_3159 <= r_V_1_fu_2889_p2;
                r_V_1_s_reg_3429 <= r_V_1_s_fu_2949_p2;
                tmp_10_27_reg_3414 <= tmp_10_27_fu_624_p2;
                tmp_11_29_reg_3441 <= tmp_11_29_fu_648_p2;
                tmp_12_30_reg_3468 <= tmp_12_30_fu_672_p2;
                tmp_13_31_reg_3495 <= tmp_13_31_fu_696_p2;
                tmp_1_18_reg_3171 <= tmp_1_18_fu_408_p2;
                tmp_2_19_reg_3198 <= tmp_2_19_fu_432_p2;
                tmp_376_reg_3166 <= ptdiff_V_fu_390_p2(15 downto 15);
                tmp_379_reg_3193 <= ptdiff_V_1_fu_414_p2(15 downto 15);
                tmp_382_reg_3220 <= ptdiff_V_2_fu_438_p2(15 downto 15);
                tmp_385_reg_3247 <= ptdiff_V_3_fu_462_p2(15 downto 15);
                tmp_388_reg_3274 <= ptdiff_V_4_fu_486_p2(15 downto 15);
                tmp_391_reg_3301 <= ptdiff_V_5_fu_510_p2(15 downto 15);
                tmp_394_reg_3328 <= ptdiff_V_6_fu_534_p2(15 downto 15);
                tmp_397_reg_3355 <= ptdiff_V_7_fu_558_p2(15 downto 15);
                tmp_3_20_reg_3225 <= tmp_3_20_fu_456_p2;
                tmp_400_reg_3382 <= ptdiff_V_8_fu_582_p2(15 downto 15);
                tmp_403_reg_3409 <= ptdiff_V_9_fu_606_p2(15 downto 15);
                tmp_406_reg_3436 <= ptdiff_V_s_fu_630_p2(15 downto 15);
                tmp_409_reg_3463 <= ptdiff_V_10_fu_654_p2(15 downto 15);
                tmp_412_reg_3490 <= ptdiff_V_11_fu_678_p2(15 downto 15);
                tmp_415_reg_3517 <= ptdiff_V_12_fu_702_p2(15 downto 15);
                tmp_418_reg_3544 <= ptdiff_V_13_fu_726_p2(15 downto 15);
                tmp_4_21_reg_3252 <= tmp_4_21_fu_480_p2;
                tmp_5_22_reg_3279 <= tmp_5_22_fu_504_p2;
                tmp_6_23_reg_3306 <= tmp_6_23_fu_528_p2;
                tmp_7_24_reg_3333 <= tmp_7_24_fu_552_p2;
                tmp_8_25_reg_3360 <= tmp_8_25_fu_576_p2;
                tmp_9_26_reg_3387 <= tmp_9_26_fu_600_p2;
                tmp_s_32_reg_3522 <= tmp_s_32_fu_720_p2;
                tmp_s_reg_3144 <= tmp_s_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                r_V_10_reg_3659 <= r_V_10_fu_3039_p2;
                r_V_11_reg_3670 <= r_V_11_fu_3045_p2;
                r_V_12_reg_3681 <= r_V_12_fu_3051_p2;
                r_V_13_reg_3692 <= r_V_13_fu_3057_p2;
                r_V_14_reg_3703 <= r_V_14_fu_3063_p2;
                r_V_2_reg_3571 <= r_V_2_fu_2991_p2;
                r_V_3_reg_3582 <= r_V_3_fu_2997_p2;
                r_V_4_reg_3593 <= r_V_4_fu_3003_p2;
                r_V_5_reg_3604 <= r_V_5_fu_3009_p2;
                r_V_6_reg_3615 <= r_V_6_fu_3015_p2;
                r_V_7_reg_3626 <= r_V_7_fu_3021_p2;
                r_V_8_reg_3637 <= r_V_8_fu_3027_p2;
                r_V_9_reg_3648 <= r_V_9_fu_3033_p2;
                r_V_reg_3549 <= r_V_fu_2979_p2;
                r_V_s_reg_3560 <= r_V_s_fu_2985_p2;
                sigma2Hi_10_reg_3676 <= sigma2Hi_10_fu_991_p2;
                sigma2Hi_11_reg_3687 <= sigma2Hi_11_fu_1012_p2;
                sigma2Hi_12_reg_3698 <= sigma2Hi_12_fu_1033_p2;
                sigma2Hi_13_reg_3709 <= sigma2Hi_13_fu_1054_p2;
                sigma2Hi_1_reg_3566 <= sigma2Hi_1_fu_781_p2;
                sigma2Hi_2_reg_3577 <= sigma2Hi_2_fu_802_p2;
                sigma2Hi_3_reg_3588 <= sigma2Hi_3_fu_823_p2;
                sigma2Hi_4_reg_3599 <= sigma2Hi_4_fu_844_p2;
                sigma2Hi_5_reg_3610 <= sigma2Hi_5_fu_865_p2;
                sigma2Hi_6_reg_3621 <= sigma2Hi_6_fu_886_p2;
                sigma2Hi_7_reg_3632 <= sigma2Hi_7_fu_907_p2;
                sigma2Hi_8_reg_3643 <= sigma2Hi_8_fu_928_p2;
                sigma2Hi_9_reg_3654 <= sigma2Hi_9_fu_949_p2;
                sigma2Hi_reg_3555 <= sigma2Hi_fu_760_p2;
                sigma2Hi_s_reg_3665 <= sigma2Hi_s_fu_970_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= isEM_0_write_assign_fu_1163_p2;
    ap_return_1 <= isEM_1_write_assign_fu_1273_p2;
    ap_return_10 <= isEM_10_write_assig_fu_2232_p2;
    ap_return_11 <= isEM_11_write_assig_fu_2342_p2;
    ap_return_12 <= isEM_12_write_assig_fu_2452_p2;
    ap_return_13 <= isEM_13_write_assig_fu_2562_p2;
    ap_return_14 <= isEM_14_write_assig_fu_2672_p2;
    ap_return_15 <= photonPt_0_V_write_s_fu_1132_p3;
    ap_return_16 <= photonPt_1_V_write_s_fu_1242_p3;
    ap_return_17 <= photonPt_2_V_write_s_fu_1352_p3;
    ap_return_18 <= photonPt_3_V_write_s_fu_1462_p3;
    ap_return_19 <= photonPt_4_V_write_s_fu_1572_p3;
    ap_return_2 <= isEM_2_write_assign_fu_1383_p2;
    ap_return_20 <= photonPt_5_V_write_s_fu_1711_p3;
    ap_return_21 <= photonPt_6_V_write_s_fu_1821_p3;
    ap_return_22 <= photonPt_7_V_write_s_fu_1931_p3;
    ap_return_23 <= photonPt_8_V_write_s_fu_2041_p3;
    ap_return_24 <= photonPt_9_V_write_s_fu_2151_p3;
    ap_return_25 <= photonPt_10_V_write_fu_2261_p3;
    ap_return_26 <= photonPt_11_V_write_fu_2371_p3;
    ap_return_27 <= photonPt_12_V_write_fu_2481_p3;
    ap_return_28 <= photonPt_13_V_write_fu_2591_p3;
    ap_return_29 <= photonPt_14_V_write_fu_2701_p3;
    ap_return_3 <= isEM_3_write_assign_fu_1493_p2;
    ap_return_4 <= isEM_4_write_assign_fu_1603_p2;
    ap_return_5 <= isEM_5_write_assign_fu_1682_p2;
    ap_return_6 <= isEM_6_write_assign_fu_1792_p2;
    ap_return_7 <= isEM_7_write_assign_fu_1902_p2;
    ap_return_8 <= isEM_8_write_assign_fu_2012_p2;
    ap_return_9 <= isEM_9_write_assign_fu_2122_p2;
    isEM_0_write_assign_fu_1163_p2 <= (tmp3_fu_1157_p2 or tmp2_fu_1152_p2);
    isEM_10_write_assig_fu_2232_p2 <= (tmp32_fu_2226_p2 or tmp31_fu_2221_p2);
    isEM_11_write_assig_fu_2342_p2 <= (tmp35_fu_2336_p2 or tmp34_fu_2331_p2);
    isEM_12_write_assig_fu_2452_p2 <= (tmp38_fu_2446_p2 or tmp37_fu_2441_p2);
    isEM_13_write_assig_fu_2562_p2 <= (tmp41_fu_2556_p2 or tmp40_fu_2551_p2);
    isEM_14_write_assig_fu_2672_p2 <= (tmp44_fu_2666_p2 or tmp43_fu_2661_p2);
    isEM_1_write_assign_fu_1273_p2 <= (tmp6_fu_1267_p2 or tmp5_fu_1262_p2);
    isEM_2_write_assign_fu_1383_p2 <= (tmp9_fu_1377_p2 or tmp8_fu_1372_p2);
    isEM_3_write_assign_fu_1493_p2 <= (tmp12_fu_1487_p2 or tmp11_fu_1482_p2);
    isEM_4_write_assign_fu_1603_p2 <= (tmp15_fu_1597_p2 or tmp14_fu_1592_p2);
    isEM_5_write_assign_fu_1682_p2 <= (tmp17_fu_1676_p2 or tmp16_fu_1671_p2);
    isEM_6_write_assign_fu_1792_p2 <= (tmp20_fu_1786_p2 or tmp19_fu_1781_p2);
    isEM_7_write_assign_fu_1902_p2 <= (tmp23_fu_1896_p2 or tmp22_fu_1891_p2);
    isEM_8_write_assign_fu_2012_p2 <= (tmp26_fu_2006_p2 or tmp25_fu_2001_p2);
    isEM_9_write_assign_fu_2122_p2 <= (tmp29_fu_2116_p2 or tmp28_fu_2111_p2);
        lhs_V_10_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_s_reg_3421),32));

        lhs_V_11_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_10_reg_3448),32));

        lhs_V_12_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_11_reg_3475),32));

        lhs_V_13_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_12_reg_3502),32));

        lhs_V_14_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_13_reg_3529),32));

        lhs_V_1_10_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_11_hwPtErr_V_r),32));

        lhs_V_1_11_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_12_hwPtErr_V_r),32));

        lhs_V_1_12_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_13_hwPtErr_V_r),32));

        lhs_V_1_13_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_14_hwPtErr_V_r),32));

        lhs_V_1_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_1_hwPtErr_V_re),32));

        lhs_V_1_2_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_2_hwPtErr_V_re),32));

        lhs_V_1_3_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_3_hwPtErr_V_re),32));

        lhs_V_1_4_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_4_hwPtErr_V_re),32));

        lhs_V_1_5_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_5_hwPtErr_V_re),32));

        lhs_V_1_6_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_6_hwPtErr_V_re),32));

        lhs_V_1_7_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_7_hwPtErr_V_re),32));

        lhs_V_1_8_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_8_hwPtErr_V_re),32));

        lhs_V_1_9_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_9_hwPtErr_V_re),32));

        lhs_V_1_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_0_hwPtErr_V_re),32));

        lhs_V_1_s_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_10_hwPtErr_V_r),32));

        lhs_V_2_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_2_reg_3205),32));

        lhs_V_3_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_3_reg_3232),32));

        lhs_V_4_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_4_reg_3259),32));

        lhs_V_5_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_5_reg_3286),32));

        lhs_V_6_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_6_reg_3313),32));

        lhs_V_7_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_7_reg_3340),32));

        lhs_V_8_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_8_reg_3367),32));

        lhs_V_9_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_9_reg_3394),32));

        lhs_V_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_reg_3151),32));

        lhs_V_s_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_1_reg_3178),32));

    or_cond1_10_fu_2297_p2 <= (tmp_409_reg_3463 and tmp_19_10_fu_2292_p2);
    or_cond1_11_fu_2407_p2 <= (tmp_412_reg_3490 and tmp_19_11_fu_2402_p2);
    or_cond1_12_fu_2517_p2 <= (tmp_415_reg_3517 and tmp_19_12_fu_2512_p2);
    or_cond1_13_fu_2627_p2 <= (tmp_418_reg_3544 and tmp_19_13_fu_2622_p2);
    or_cond1_1_fu_1197_p2 <= (tmp_379_reg_3193 and tmp_19_1_fu_1192_p2);
    or_cond1_2_fu_1307_p2 <= (tmp_382_reg_3220 and tmp_19_2_fu_1302_p2);
    or_cond1_3_fu_1417_p2 <= (tmp_385_reg_3247 and tmp_19_3_fu_1412_p2);
    or_cond1_4_fu_1527_p2 <= (tmp_388_reg_3274 and tmp_19_4_fu_1522_p2);
    or_cond1_5_fu_1637_p2 <= (tmp_391_reg_3301 and tmp_19_5_fu_1632_p2);
    or_cond1_6_fu_1747_p2 <= (tmp_394_reg_3328 and tmp_19_6_fu_1742_p2);
    or_cond1_7_fu_1857_p2 <= (tmp_397_reg_3355 and tmp_19_7_fu_1852_p2);
    or_cond1_8_fu_1967_p2 <= (tmp_400_reg_3382 and tmp_19_8_fu_1962_p2);
    or_cond1_9_fu_2077_p2 <= (tmp_403_reg_3409 and tmp_19_9_fu_2072_p2);
    or_cond1_fu_1087_p2 <= (tmp_8_fu_1082_p2 and tmp_376_reg_3166);
    or_cond1_s_fu_2187_p2 <= (tmp_406_reg_3436 and tmp_19_s_fu_2182_p2);
    or_cond_10_fu_2286_p2 <= (tmp_17_10_fu_2282_p2 or tmp_16_10_fu_2277_p2);
    or_cond_10_not_demor_fu_2319_p2 <= (tmp_17_10_fu_2282_p2 or tmp_16_10_fu_2277_p2);
    or_cond_10_not_fu_2325_p2 <= (or_cond_10_not_demor_fu_2319_p2 xor ap_const_lv1_1);
    or_cond_11_fu_2396_p2 <= (tmp_17_11_fu_2392_p2 or tmp_16_11_fu_2387_p2);
    or_cond_11_not_demor_fu_2429_p2 <= (tmp_17_11_fu_2392_p2 or tmp_16_11_fu_2387_p2);
    or_cond_11_not_fu_2435_p2 <= (or_cond_11_not_demor_fu_2429_p2 xor ap_const_lv1_1);
    or_cond_12_fu_2506_p2 <= (tmp_17_12_fu_2502_p2 or tmp_16_12_fu_2497_p2);
    or_cond_12_not_demor_fu_2539_p2 <= (tmp_17_12_fu_2502_p2 or tmp_16_12_fu_2497_p2);
    or_cond_12_not_fu_2545_p2 <= (or_cond_12_not_demor_fu_2539_p2 xor ap_const_lv1_1);
    or_cond_13_fu_2616_p2 <= (tmp_17_13_fu_2612_p2 or tmp_16_13_fu_2607_p2);
    or_cond_13_not_demor_fu_2649_p2 <= (tmp_17_13_fu_2612_p2 or tmp_16_13_fu_2607_p2);
    or_cond_13_not_fu_2655_p2 <= (or_cond_13_not_demor_fu_2649_p2 xor ap_const_lv1_1);
    or_cond_1_fu_1186_p2 <= (tmp_17_1_fu_1182_p2 or tmp_16_1_fu_1177_p2);
    or_cond_1_not_demorg_fu_1250_p2 <= (tmp_17_1_fu_1182_p2 or tmp_16_1_fu_1177_p2);
    or_cond_1_not_fu_1256_p2 <= (or_cond_1_not_demorg_fu_1250_p2 xor ap_const_lv1_1);
    or_cond_2_fu_1296_p2 <= (tmp_17_2_fu_1292_p2 or tmp_16_2_fu_1287_p2);
    or_cond_2_not_demorg_fu_1360_p2 <= (tmp_17_2_fu_1292_p2 or tmp_16_2_fu_1287_p2);
    or_cond_2_not_fu_1366_p2 <= (or_cond_2_not_demorg_fu_1360_p2 xor ap_const_lv1_1);
    or_cond_3_fu_1406_p2 <= (tmp_17_3_fu_1402_p2 or tmp_16_3_fu_1397_p2);
    or_cond_3_not_demorg_fu_1470_p2 <= (tmp_17_3_fu_1402_p2 or tmp_16_3_fu_1397_p2);
    or_cond_3_not_fu_1476_p2 <= (or_cond_3_not_demorg_fu_1470_p2 xor ap_const_lv1_1);
    or_cond_4_fu_1516_p2 <= (tmp_17_4_fu_1512_p2 or tmp_16_4_fu_1507_p2);
    or_cond_4_not_demorg_fu_1580_p2 <= (tmp_17_4_fu_1512_p2 or tmp_16_4_fu_1507_p2);
    or_cond_4_not_fu_1586_p2 <= (or_cond_4_not_demorg_fu_1580_p2 xor ap_const_lv1_1);
    or_cond_5_fu_1626_p2 <= (tmp_17_5_fu_1622_p2 or tmp_16_5_fu_1617_p2);
    or_cond_5_not_demorg_fu_1659_p2 <= (tmp_17_5_fu_1622_p2 or tmp_16_5_fu_1617_p2);
    or_cond_5_not_fu_1665_p2 <= (or_cond_5_not_demorg_fu_1659_p2 xor ap_const_lv1_1);
    or_cond_6_fu_1736_p2 <= (tmp_17_6_fu_1732_p2 or tmp_16_6_fu_1727_p2);
    or_cond_6_not_demorg_fu_1769_p2 <= (tmp_17_6_fu_1732_p2 or tmp_16_6_fu_1727_p2);
    or_cond_6_not_fu_1775_p2 <= (or_cond_6_not_demorg_fu_1769_p2 xor ap_const_lv1_1);
    or_cond_7_fu_1846_p2 <= (tmp_17_7_fu_1842_p2 or tmp_16_7_fu_1837_p2);
    or_cond_7_not_demorg_fu_1879_p2 <= (tmp_17_7_fu_1842_p2 or tmp_16_7_fu_1837_p2);
    or_cond_7_not_fu_1885_p2 <= (or_cond_7_not_demorg_fu_1879_p2 xor ap_const_lv1_1);
    or_cond_8_fu_1956_p2 <= (tmp_17_8_fu_1952_p2 or tmp_16_8_fu_1947_p2);
    or_cond_8_not_demorg_fu_1989_p2 <= (tmp_17_8_fu_1952_p2 or tmp_16_8_fu_1947_p2);
    or_cond_8_not_fu_1995_p2 <= (or_cond_8_not_demorg_fu_1989_p2 xor ap_const_lv1_1);
    or_cond_9_fu_2066_p2 <= (tmp_17_9_fu_2062_p2 or tmp_16_9_fu_2057_p2);
    or_cond_9_not_demorg_fu_2099_p2 <= (tmp_17_9_fu_2062_p2 or tmp_16_9_fu_2057_p2);
    or_cond_9_not_fu_2105_p2 <= (or_cond_9_not_demorg_fu_2099_p2 xor ap_const_lv1_1);
    or_cond_fu_1076_p2 <= (tmp_6_fu_1072_p2 or tmp_4_fu_1067_p2);
    or_cond_not_28_fu_2215_p2 <= (or_cond_not_demorga_fu_2209_p2 xor ap_const_lv1_1);
    or_cond_not_demorga_fu_2209_p2 <= (tmp_17_s_fu_2172_p2 or tmp_16_s_fu_2167_p2);
    or_cond_not_demorgan_fu_1140_p2 <= (tmp_6_fu_1072_p2 or tmp_4_fu_1067_p2);
    or_cond_not_fu_1146_p2 <= (or_cond_not_demorgan_fu_1140_p2 xor ap_const_lv1_1);
    or_cond_s_fu_2176_p2 <= (tmp_17_s_fu_2172_p2 or tmp_16_s_fu_2167_p2);
    photonPt_0_V_write_s_fu_1132_p3 <= 
        storemerge_cast_fu_1105_p1 when (sel_tmp4_fu_1126_p2(0) = '1') else 
        sel_tmp_fu_1109_p3;
    photonPt_10_V_write_fu_2261_p3 <= 
        storemerge10_cast_fu_2205_p1 when (sel_tmp21_fu_2255_p2(0) = '1') else 
        sel_tmp20_fu_2238_p3;
    photonPt_11_V_write_fu_2371_p3 <= 
        storemerge11_cast_fu_2315_p1 when (sel_tmp23_fu_2365_p2(0) = '1') else 
        sel_tmp22_fu_2348_p3;
    photonPt_12_V_write_fu_2481_p3 <= 
        storemerge12_cast_fu_2425_p1 when (sel_tmp25_fu_2475_p2(0) = '1') else 
        sel_tmp24_fu_2458_p3;
    photonPt_13_V_write_fu_2591_p3 <= 
        storemerge13_cast_fu_2535_p1 when (sel_tmp27_fu_2585_p2(0) = '1') else 
        sel_tmp26_fu_2568_p3;
    photonPt_14_V_write_fu_2701_p3 <= 
        storemerge14_cast_fu_2645_p1 when (sel_tmp29_fu_2695_p2(0) = '1') else 
        sel_tmp28_fu_2678_p3;
    photonPt_1_V_write_s_fu_1242_p3 <= 
        storemerge1_cast_fu_1215_p1 when (sel_tmp2_fu_1236_p2(0) = '1') else 
        sel_tmp1_fu_1219_p3;
    photonPt_2_V_write_s_fu_1352_p3 <= 
        storemerge2_cast_fu_1325_p1 when (sel_tmp5_fu_1346_p2(0) = '1') else 
        sel_tmp3_fu_1329_p3;
    photonPt_3_V_write_s_fu_1462_p3 <= 
        storemerge3_cast_fu_1435_p1 when (sel_tmp7_fu_1456_p2(0) = '1') else 
        sel_tmp6_fu_1439_p3;
    photonPt_4_V_write_s_fu_1572_p3 <= 
        storemerge4_cast_fu_1545_p1 when (sel_tmp9_fu_1566_p2(0) = '1') else 
        sel_tmp8_fu_1549_p3;
    photonPt_5_V_write_s_fu_1711_p3 <= 
        storemerge5_cast_fu_1655_p1 when (sel_tmp11_fu_1705_p2(0) = '1') else 
        sel_tmp10_fu_1688_p3;
    photonPt_6_V_write_s_fu_1821_p3 <= 
        storemerge6_cast_fu_1765_p1 when (sel_tmp13_fu_1815_p2(0) = '1') else 
        sel_tmp12_fu_1798_p3;
    photonPt_7_V_write_s_fu_1931_p3 <= 
        storemerge7_cast_fu_1875_p1 when (sel_tmp15_fu_1925_p2(0) = '1') else 
        sel_tmp14_fu_1908_p3;
    photonPt_8_V_write_s_fu_2041_p3 <= 
        storemerge8_cast_fu_1985_p1 when (sel_tmp17_fu_2035_p2(0) = '1') else 
        sel_tmp16_fu_2018_p3;
    photonPt_9_V_write_s_fu_2151_p3 <= 
        storemerge9_cast_fu_2095_p1 when (sel_tmp19_fu_2145_p2(0) = '1') else 
        sel_tmp18_fu_2128_p3;
    ptdiff_V_10_fu_654_p2 <= std_logic_vector(unsigned(calo_11_hwPt_V_read) - unsigned(sumtk_11_V_read));
    ptdiff_V_11_fu_678_p2 <= std_logic_vector(unsigned(calo_12_hwPt_V_read) - unsigned(sumtk_12_V_read));
    ptdiff_V_12_fu_702_p2 <= std_logic_vector(unsigned(calo_13_hwPt_V_read) - unsigned(sumtk_13_V_read));
    ptdiff_V_13_fu_726_p2 <= std_logic_vector(unsigned(calo_14_hwPt_V_read) - unsigned(sumtk_14_V_read));
    ptdiff_V_1_fu_414_p2 <= std_logic_vector(unsigned(calo_1_hwPt_V_read) - unsigned(sumtk_1_V_read));
    ptdiff_V_2_fu_438_p2 <= std_logic_vector(unsigned(calo_2_hwPt_V_read) - unsigned(sumtk_2_V_read));
    ptdiff_V_3_fu_462_p2 <= std_logic_vector(unsigned(calo_3_hwPt_V_read) - unsigned(sumtk_3_V_read));
    ptdiff_V_4_fu_486_p2 <= std_logic_vector(unsigned(calo_4_hwPt_V_read) - unsigned(sumtk_4_V_read));
    ptdiff_V_5_fu_510_p2 <= std_logic_vector(unsigned(calo_5_hwPt_V_read) - unsigned(sumtk_5_V_read));
    ptdiff_V_6_fu_534_p2 <= std_logic_vector(unsigned(calo_6_hwPt_V_read) - unsigned(sumtk_6_V_read));
    ptdiff_V_7_fu_558_p2 <= std_logic_vector(unsigned(calo_7_hwPt_V_read) - unsigned(sumtk_7_V_read));
    ptdiff_V_8_fu_582_p2 <= std_logic_vector(unsigned(calo_8_hwPt_V_read) - unsigned(sumtk_8_V_read));
    ptdiff_V_9_fu_606_p2 <= std_logic_vector(unsigned(calo_9_hwPt_V_read) - unsigned(sumtk_9_V_read));
    ptdiff_V_fu_390_p2 <= std_logic_vector(unsigned(calo_0_hwPt_V_read) - unsigned(sumtk_0_V_read));
    ptdiff_V_s_fu_630_p2 <= std_logic_vector(unsigned(calo_10_hwPt_V_read) - unsigned(sumtk_10_V_read));
    r_V_10_fu_3039_p0 <= lhs_V_10_fu_954_p1(16 - 1 downto 0);
    r_V_10_fu_3039_p1 <= lhs_V_10_fu_954_p1(16 - 1 downto 0);
    r_V_11_fu_3045_p0 <= lhs_V_11_fu_975_p1(16 - 1 downto 0);
    r_V_11_fu_3045_p1 <= lhs_V_11_fu_975_p1(16 - 1 downto 0);
    r_V_12_fu_3051_p0 <= lhs_V_12_fu_996_p1(16 - 1 downto 0);
    r_V_12_fu_3051_p1 <= lhs_V_12_fu_996_p1(16 - 1 downto 0);
    r_V_13_fu_3057_p0 <= lhs_V_13_fu_1017_p1(16 - 1 downto 0);
    r_V_13_fu_3057_p1 <= lhs_V_13_fu_1017_p1(16 - 1 downto 0);
    r_V_14_fu_3063_p0 <= lhs_V_14_fu_1038_p1(16 - 1 downto 0);
    r_V_14_fu_3063_p1 <= lhs_V_14_fu_1038_p1(16 - 1 downto 0);
    r_V_1_10_fu_2955_p0 <= lhs_V_1_10_fu_660_p1(16 - 1 downto 0);
    r_V_1_10_fu_2955_p1 <= lhs_V_1_10_fu_660_p1(16 - 1 downto 0);
    r_V_1_11_fu_2961_p0 <= lhs_V_1_11_fu_684_p1(16 - 1 downto 0);
    r_V_1_11_fu_2961_p1 <= lhs_V_1_11_fu_684_p1(16 - 1 downto 0);
    r_V_1_12_fu_2967_p0 <= lhs_V_1_12_fu_708_p1(16 - 1 downto 0);
    r_V_1_12_fu_2967_p1 <= lhs_V_1_12_fu_708_p1(16 - 1 downto 0);
    r_V_1_13_fu_2973_p0 <= lhs_V_1_13_fu_732_p1(16 - 1 downto 0);
    r_V_1_13_fu_2973_p1 <= lhs_V_1_13_fu_732_p1(16 - 1 downto 0);
    r_V_1_1_fu_2895_p0 <= lhs_V_1_1_fu_420_p1(16 - 1 downto 0);
    r_V_1_1_fu_2895_p1 <= lhs_V_1_1_fu_420_p1(16 - 1 downto 0);
    r_V_1_2_fu_2901_p0 <= lhs_V_1_2_fu_444_p1(16 - 1 downto 0);
    r_V_1_2_fu_2901_p1 <= lhs_V_1_2_fu_444_p1(16 - 1 downto 0);
    r_V_1_3_fu_2907_p0 <= lhs_V_1_3_fu_468_p1(16 - 1 downto 0);
    r_V_1_3_fu_2907_p1 <= lhs_V_1_3_fu_468_p1(16 - 1 downto 0);
    r_V_1_4_fu_2913_p0 <= lhs_V_1_4_fu_492_p1(16 - 1 downto 0);
    r_V_1_4_fu_2913_p1 <= lhs_V_1_4_fu_492_p1(16 - 1 downto 0);
    r_V_1_5_fu_2919_p0 <= lhs_V_1_5_fu_516_p1(16 - 1 downto 0);
    r_V_1_5_fu_2919_p1 <= lhs_V_1_5_fu_516_p1(16 - 1 downto 0);
    r_V_1_6_fu_2925_p0 <= lhs_V_1_6_fu_540_p1(16 - 1 downto 0);
    r_V_1_6_fu_2925_p1 <= lhs_V_1_6_fu_540_p1(16 - 1 downto 0);
    r_V_1_7_fu_2931_p0 <= lhs_V_1_7_fu_564_p1(16 - 1 downto 0);
    r_V_1_7_fu_2931_p1 <= lhs_V_1_7_fu_564_p1(16 - 1 downto 0);
    r_V_1_8_fu_2937_p0 <= lhs_V_1_8_fu_588_p1(16 - 1 downto 0);
    r_V_1_8_fu_2937_p1 <= lhs_V_1_8_fu_588_p1(16 - 1 downto 0);
    r_V_1_9_fu_2943_p0 <= lhs_V_1_9_fu_612_p1(16 - 1 downto 0);
    r_V_1_9_fu_2943_p1 <= lhs_V_1_9_fu_612_p1(16 - 1 downto 0);
    r_V_1_fu_2889_p0 <= lhs_V_1_fu_396_p1(16 - 1 downto 0);
    r_V_1_fu_2889_p1 <= lhs_V_1_fu_396_p1(16 - 1 downto 0);
    r_V_1_s_fu_2949_p0 <= lhs_V_1_s_fu_636_p1(16 - 1 downto 0);
    r_V_1_s_fu_2949_p1 <= lhs_V_1_s_fu_636_p1(16 - 1 downto 0);
    r_V_2_fu_2991_p0 <= lhs_V_2_fu_786_p1(16 - 1 downto 0);
    r_V_2_fu_2991_p1 <= lhs_V_2_fu_786_p1(16 - 1 downto 0);
    r_V_3_fu_2997_p0 <= lhs_V_3_fu_807_p1(16 - 1 downto 0);
    r_V_3_fu_2997_p1 <= lhs_V_3_fu_807_p1(16 - 1 downto 0);
    r_V_4_fu_3003_p0 <= lhs_V_4_fu_828_p1(16 - 1 downto 0);
    r_V_4_fu_3003_p1 <= lhs_V_4_fu_828_p1(16 - 1 downto 0);
    r_V_5_fu_3009_p0 <= lhs_V_5_fu_849_p1(16 - 1 downto 0);
    r_V_5_fu_3009_p1 <= lhs_V_5_fu_849_p1(16 - 1 downto 0);
    r_V_6_fu_3015_p0 <= lhs_V_6_fu_870_p1(16 - 1 downto 0);
    r_V_6_fu_3015_p1 <= lhs_V_6_fu_870_p1(16 - 1 downto 0);
    r_V_7_fu_3021_p0 <= lhs_V_7_fu_891_p1(16 - 1 downto 0);
    r_V_7_fu_3021_p1 <= lhs_V_7_fu_891_p1(16 - 1 downto 0);
    r_V_8_fu_3027_p0 <= lhs_V_8_fu_912_p1(16 - 1 downto 0);
    r_V_8_fu_3027_p1 <= lhs_V_8_fu_912_p1(16 - 1 downto 0);
    r_V_9_fu_3033_p0 <= lhs_V_9_fu_933_p1(16 - 1 downto 0);
    r_V_9_fu_3033_p1 <= lhs_V_9_fu_933_p1(16 - 1 downto 0);
    r_V_fu_2979_p0 <= lhs_V_fu_744_p1(16 - 1 downto 0);
    r_V_fu_2979_p1 <= lhs_V_fu_744_p1(16 - 1 downto 0);
    r_V_s_fu_2985_p0 <= lhs_V_s_fu_765_p1(16 - 1 downto 0);
    r_V_s_fu_2985_p1 <= lhs_V_s_fu_765_p1(16 - 1 downto 0);
    sel_tmp10_fu_1688_p3 <= 
        calo_5_hwPt_V_read_1_reg_3114 when (tmp_5_22_reg_3279(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp11_fu_1705_p2 <= (tmp18_fu_1699_p2 and or_cond_5_fu_1626_p2);
    sel_tmp12_fu_1798_p3 <= 
        calo_6_hwPt_V_read_1_reg_3109 when (tmp_6_23_reg_3306(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp13_fu_1815_p2 <= (tmp21_fu_1809_p2 and or_cond_6_fu_1736_p2);
    sel_tmp14_fu_1908_p3 <= 
        calo_7_hwPt_V_read_1_reg_3104 when (tmp_7_24_reg_3333(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp15_fu_1925_p2 <= (tmp24_fu_1919_p2 and or_cond_7_fu_1846_p2);
    sel_tmp16_fu_2018_p3 <= 
        calo_8_hwPt_V_read_1_reg_3099 when (tmp_8_25_reg_3360(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp17_fu_2035_p2 <= (tmp27_fu_2029_p2 and or_cond_8_fu_1956_p2);
    sel_tmp18_fu_2128_p3 <= 
        calo_9_hwPt_V_read_1_reg_3094 when (tmp_9_26_reg_3387(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp19_fu_2145_p2 <= (tmp30_fu_2139_p2 and or_cond_9_fu_2066_p2);
    sel_tmp1_fu_1219_p3 <= 
        calo_1_hwPt_V_read_1_reg_3134 when (tmp_1_18_reg_3171(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp20_fu_2238_p3 <= 
        calo_10_hwPt_V_read_1_reg_3089 when (tmp_10_27_reg_3414(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp21_fu_2255_p2 <= (tmp33_fu_2249_p2 and or_cond_s_fu_2176_p2);
    sel_tmp22_fu_2348_p3 <= 
        calo_11_hwPt_V_read_1_reg_3084 when (tmp_11_29_reg_3441(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp23_fu_2365_p2 <= (tmp36_fu_2359_p2 and or_cond_10_fu_2286_p2);
    sel_tmp24_fu_2458_p3 <= 
        calo_12_hwPt_V_read_1_reg_3079 when (tmp_12_30_reg_3468(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp25_fu_2475_p2 <= (tmp39_fu_2469_p2 and or_cond_11_fu_2396_p2);
    sel_tmp26_fu_2568_p3 <= 
        calo_13_hwPt_V_read_1_reg_3074 when (tmp_13_31_reg_3495(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp27_fu_2585_p2 <= (tmp42_fu_2579_p2 and or_cond_12_fu_2506_p2);
    sel_tmp28_fu_2678_p3 <= 
        calo_14_hwPt_V_read_1_reg_3069 when (tmp_s_32_reg_3522(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp29_fu_2695_p2 <= (tmp45_fu_2689_p2 and or_cond_13_fu_2616_p2);
    sel_tmp2_fu_1236_p2 <= (tmp4_fu_1230_p2 and or_cond_1_fu_1186_p2);
    sel_tmp3_fu_1329_p3 <= 
        calo_2_hwPt_V_read_1_reg_3129 when (tmp_2_19_reg_3198(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp4_fu_1126_p2 <= (tmp1_fu_1120_p2 and or_cond_fu_1076_p2);
    sel_tmp5_fu_1346_p2 <= (tmp7_fu_1340_p2 and or_cond_2_fu_1296_p2);
    sel_tmp6_fu_1439_p3 <= 
        calo_3_hwPt_V_read_1_reg_3124 when (tmp_3_20_reg_3225(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp7_fu_1456_p2 <= (tmp10_fu_1450_p2 and or_cond_3_fu_1406_p2);
    sel_tmp8_fu_1549_p3 <= 
        calo_4_hwPt_V_read_1_reg_3119 when (tmp_4_21_reg_3252(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp9_fu_1566_p2 <= (tmp13_fu_1560_p2 and or_cond_4_fu_1516_p2);
    sel_tmp_fu_1109_p3 <= 
        calo_0_hwPt_V_read_1_reg_3139 when (tmp_s_reg_3144(0) = '1') else 
        ap_const_lv16_0;
    sigma2Hi_10_fu_991_p2 <= std_logic_vector(signed(tmp_15_10_fu_987_p1) + signed(r_V_1_10_reg_3456));
    sigma2Hi_11_fu_1012_p2 <= std_logic_vector(signed(tmp_15_11_fu_1008_p1) + signed(r_V_1_11_reg_3483));
    sigma2Hi_12_fu_1033_p2 <= std_logic_vector(signed(tmp_15_12_fu_1029_p1) + signed(r_V_1_12_reg_3510));
    sigma2Hi_13_fu_1054_p2 <= std_logic_vector(signed(tmp_15_13_fu_1050_p1) + signed(r_V_1_13_reg_3537));
    sigma2Hi_1_fu_781_p2 <= std_logic_vector(signed(tmp_15_1_fu_777_p1) + signed(r_V_1_1_reg_3186));
    sigma2Hi_2_fu_802_p2 <= std_logic_vector(signed(tmp_15_2_fu_798_p1) + signed(r_V_1_2_reg_3213));
    sigma2Hi_3_fu_823_p2 <= std_logic_vector(signed(tmp_15_3_fu_819_p1) + signed(r_V_1_3_reg_3240));
    sigma2Hi_4_fu_844_p2 <= std_logic_vector(signed(tmp_15_4_fu_840_p1) + signed(r_V_1_4_reg_3267));
    sigma2Hi_5_fu_865_p2 <= std_logic_vector(signed(tmp_15_5_fu_861_p1) + signed(r_V_1_5_reg_3294));
    sigma2Hi_6_fu_886_p2 <= std_logic_vector(signed(tmp_15_6_fu_882_p1) + signed(r_V_1_6_reg_3321));
    sigma2Hi_7_fu_907_p2 <= std_logic_vector(signed(tmp_15_7_fu_903_p1) + signed(r_V_1_7_reg_3348));
    sigma2Hi_8_fu_928_p2 <= std_logic_vector(signed(tmp_15_8_fu_924_p1) + signed(r_V_1_8_reg_3375));
    sigma2Hi_9_fu_949_p2 <= std_logic_vector(signed(tmp_15_9_fu_945_p1) + signed(r_V_1_9_reg_3402));
    sigma2Hi_fu_760_p2 <= std_logic_vector(signed(tmp_2_fu_756_p1) + signed(r_V_1_reg_3159));
    sigma2Hi_s_fu_970_p2 <= std_logic_vector(signed(tmp_15_s_fu_966_p1) + signed(r_V_1_s_reg_3429));
    storemerge10_cast_fu_2205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge10_fu_2197_p3),16));
    storemerge10_fu_2197_p3 <= 
        tmp_404_fu_2159_p1 when (tmp_20_s_fu_2192_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge11_cast_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge11_fu_2307_p3),16));
    storemerge11_fu_2307_p3 <= 
        tmp_407_fu_2269_p1 when (tmp_20_10_fu_2302_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge12_cast_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge12_fu_2417_p3),16));
    storemerge12_fu_2417_p3 <= 
        tmp_410_fu_2379_p1 when (tmp_20_11_fu_2412_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge13_cast_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge13_fu_2527_p3),16));
    storemerge13_fu_2527_p3 <= 
        tmp_413_fu_2489_p1 when (tmp_20_12_fu_2522_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge14_cast_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge14_fu_2637_p3),16));
    storemerge14_fu_2637_p3 <= 
        tmp_416_fu_2599_p1 when (tmp_20_13_fu_2632_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge1_cast_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge1_fu_1207_p3),16));
    storemerge1_fu_1207_p3 <= 
        tmp_377_fu_1169_p1 when (tmp_20_1_fu_1202_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge2_cast_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge2_fu_1317_p3),16));
    storemerge2_fu_1317_p3 <= 
        tmp_380_fu_1279_p1 when (tmp_20_2_fu_1312_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge3_cast_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge3_fu_1427_p3),16));
    storemerge3_fu_1427_p3 <= 
        tmp_383_fu_1389_p1 when (tmp_20_3_fu_1422_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge4_cast_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge4_fu_1537_p3),16));
    storemerge4_fu_1537_p3 <= 
        tmp_386_fu_1499_p1 when (tmp_20_4_fu_1532_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge5_cast_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge5_fu_1647_p3),16));
    storemerge5_fu_1647_p3 <= 
        tmp_389_fu_1609_p1 when (tmp_20_5_fu_1642_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge6_cast_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge6_fu_1757_p3),16));
    storemerge6_fu_1757_p3 <= 
        tmp_392_fu_1719_p1 when (tmp_20_6_fu_1752_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge7_cast_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge7_fu_1867_p3),16));
    storemerge7_fu_1867_p3 <= 
        tmp_395_fu_1829_p1 when (tmp_20_7_fu_1862_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge8_cast_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge8_fu_1977_p3),16));
    storemerge8_fu_1977_p3 <= 
        tmp_398_fu_1939_p1 when (tmp_20_8_fu_1972_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge9_cast_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge9_fu_2087_p3),16));
    storemerge9_fu_2087_p3 <= 
        tmp_401_fu_2049_p1 when (tmp_20_9_fu_2082_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge_cast_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge_fu_1097_p3),16));
    storemerge_fu_1097_p3 <= 
        tmp_fu_1059_p1 when (tmp_10_fu_1092_p2(0) = '1') else 
        ap_const_lv15_0;
    tmp10_fu_1450_p2 <= (tmp189_demorgan_fu_1445_p2 xor ap_const_lv1_1);
    tmp11_fu_1482_p2 <= (tmp_3_20_reg_3225 or or_cond_3_not_fu_1476_p2);
    tmp12_fu_1487_p2 <= (tmp_20_3_fu_1422_p2 or or_cond1_3_fu_1417_p2);
    tmp13_fu_1560_p2 <= (tmp192_demorgan_fu_1555_p2 xor ap_const_lv1_1);
    tmp14_fu_1592_p2 <= (tmp_4_21_reg_3252 or or_cond_4_not_fu_1586_p2);
    tmp15_fu_1597_p2 <= (tmp_20_4_fu_1532_p2 or or_cond1_4_fu_1527_p2);
    tmp16_fu_1671_p2 <= (tmp_5_22_reg_3279 or or_cond_5_not_fu_1665_p2);
    tmp17_fu_1676_p2 <= (tmp_20_5_fu_1642_p2 or or_cond1_5_fu_1637_p2);
    tmp180_demorgan_fu_1115_p2 <= (tmp_s_reg_3144 or or_cond1_fu_1087_p2);
    tmp183_demorgan_fu_1225_p2 <= (tmp_1_18_reg_3171 or or_cond1_1_fu_1197_p2);
    tmp186_demorgan_fu_1335_p2 <= (tmp_2_19_reg_3198 or or_cond1_2_fu_1307_p2);
    tmp189_demorgan_fu_1445_p2 <= (tmp_3_20_reg_3225 or or_cond1_3_fu_1417_p2);
    tmp18_fu_1699_p2 <= (tmp197_demorgan_fu_1694_p2 xor ap_const_lv1_1);
    tmp192_demorgan_fu_1555_p2 <= (tmp_4_21_reg_3252 or or_cond1_4_fu_1527_p2);
    tmp197_demorgan_fu_1694_p2 <= (tmp_5_22_reg_3279 or or_cond1_5_fu_1637_p2);
    tmp19_fu_1781_p2 <= (tmp_6_23_reg_3306 or or_cond_6_not_fu_1775_p2);
    tmp1_fu_1120_p2 <= (tmp180_demorgan_fu_1115_p2 xor ap_const_lv1_1);
    tmp200_demorgan_fu_1804_p2 <= (tmp_6_23_reg_3306 or or_cond1_6_fu_1747_p2);
    tmp203_demorgan_fu_1914_p2 <= (tmp_7_24_reg_3333 or or_cond1_7_fu_1857_p2);
    tmp206_demorgan_fu_2024_p2 <= (tmp_8_25_reg_3360 or or_cond1_8_fu_1967_p2);
    tmp209_demorgan_fu_2134_p2 <= (tmp_9_26_reg_3387 or or_cond1_9_fu_2077_p2);
    tmp20_fu_1786_p2 <= (tmp_20_6_fu_1752_p2 or or_cond1_6_fu_1747_p2);
    tmp212_demorgan_fu_2244_p2 <= (tmp_10_27_reg_3414 or or_cond1_s_fu_2187_p2);
    tmp215_demorgan_fu_2354_p2 <= (tmp_11_29_reg_3441 or or_cond1_10_fu_2297_p2);
    tmp218_demorgan_fu_2464_p2 <= (tmp_12_30_reg_3468 or or_cond1_11_fu_2407_p2);
    tmp21_fu_1809_p2 <= (tmp200_demorgan_fu_1804_p2 xor ap_const_lv1_1);
    tmp221_demorgan_fu_2574_p2 <= (tmp_13_31_reg_3495 or or_cond1_12_fu_2517_p2);
    tmp224_demorgan_fu_2684_p2 <= (tmp_s_32_reg_3522 or or_cond1_13_fu_2627_p2);
    tmp22_fu_1891_p2 <= (tmp_7_24_reg_3333 or or_cond_7_not_fu_1885_p2);
    tmp23_fu_1896_p2 <= (tmp_20_7_fu_1862_p2 or or_cond1_7_fu_1857_p2);
    tmp24_fu_1919_p2 <= (tmp203_demorgan_fu_1914_p2 xor ap_const_lv1_1);
    tmp25_fu_2001_p2 <= (tmp_8_25_reg_3360 or or_cond_8_not_fu_1995_p2);
    tmp26_fu_2006_p2 <= (tmp_20_8_fu_1972_p2 or or_cond1_8_fu_1967_p2);
    tmp27_fu_2029_p2 <= (tmp206_demorgan_fu_2024_p2 xor ap_const_lv1_1);
    tmp28_fu_2111_p2 <= (tmp_9_26_reg_3387 or or_cond_9_not_fu_2105_p2);
    tmp29_fu_2116_p2 <= (tmp_20_9_fu_2082_p2 or or_cond1_9_fu_2077_p2);
    tmp2_fu_1152_p2 <= (tmp_s_reg_3144 or or_cond_not_fu_1146_p2);
    tmp30_fu_2139_p2 <= (tmp209_demorgan_fu_2134_p2 xor ap_const_lv1_1);
    tmp31_fu_2221_p2 <= (tmp_10_27_reg_3414 or or_cond_not_28_fu_2215_p2);
    tmp32_fu_2226_p2 <= (tmp_20_s_fu_2192_p2 or or_cond1_s_fu_2187_p2);
    tmp33_fu_2249_p2 <= (tmp212_demorgan_fu_2244_p2 xor ap_const_lv1_1);
    tmp34_fu_2331_p2 <= (tmp_11_29_reg_3441 or or_cond_10_not_fu_2325_p2);
    tmp35_fu_2336_p2 <= (tmp_20_10_fu_2302_p2 or or_cond1_10_fu_2297_p2);
    tmp36_fu_2359_p2 <= (tmp215_demorgan_fu_2354_p2 xor ap_const_lv1_1);
    tmp37_fu_2441_p2 <= (tmp_12_30_reg_3468 or or_cond_11_not_fu_2435_p2);
    tmp38_fu_2446_p2 <= (tmp_20_11_fu_2412_p2 or or_cond1_11_fu_2407_p2);
    tmp39_fu_2469_p2 <= (tmp218_demorgan_fu_2464_p2 xor ap_const_lv1_1);
    tmp3_fu_1157_p2 <= (tmp_10_fu_1092_p2 or or_cond1_fu_1087_p2);
    tmp40_fu_2551_p2 <= (tmp_13_31_reg_3495 or or_cond_12_not_fu_2545_p2);
    tmp41_fu_2556_p2 <= (tmp_20_12_fu_2522_p2 or or_cond1_12_fu_2517_p2);
    tmp42_fu_2579_p2 <= (tmp221_demorgan_fu_2574_p2 xor ap_const_lv1_1);
    tmp43_fu_2661_p2 <= (tmp_s_32_reg_3522 or or_cond_13_not_fu_2655_p2);
    tmp44_fu_2666_p2 <= (tmp_20_13_fu_2632_p2 or or_cond1_13_fu_2627_p2);
    tmp45_fu_2689_p2 <= (tmp224_demorgan_fu_2684_p2 xor ap_const_lv1_1);
    tmp4_fu_1230_p2 <= (tmp183_demorgan_fu_1225_p2 xor ap_const_lv1_1);
    tmp5_fu_1262_p2 <= (tmp_1_18_reg_3171 or or_cond_1_not_fu_1256_p2);
    tmp6_fu_1267_p2 <= (tmp_20_1_fu_1202_p2 or or_cond1_1_fu_1197_p2);
    tmp7_fu_1340_p2 <= (tmp186_demorgan_fu_1335_p2 xor ap_const_lv1_1);
    tmp8_fu_1372_p2 <= (tmp_2_19_reg_3198 or or_cond_2_not_fu_1366_p2);
    tmp9_fu_1377_p2 <= (tmp_20_2_fu_1312_p2 or or_cond1_2_fu_1307_p2);
    tmp_10_27_fu_624_p2 <= "1" when (sumtk_10_V_read = ap_const_lv16_0) else "0";
    tmp_10_fu_1092_p2 <= "1" when (signed(ptdiff_V_reg_3151) > signed(ap_const_lv16_0)) else "0";
    tmp_11_29_fu_648_p2 <= "1" when (sumtk_11_V_read = ap_const_lv16_0) else "0";
    tmp_11_fu_852_p4 <= r_V_1_5_reg_3294(31 downto 1);
    tmp_12_30_fu_672_p2 <= "1" when (sumtk_12_V_read = ap_const_lv16_0) else "0";
    tmp_12_fu_873_p4 <= r_V_1_6_reg_3321(31 downto 1);
    tmp_13_31_fu_696_p2 <= "1" when (sumtk_13_V_read = ap_const_lv16_0) else "0";
    tmp_13_fu_894_p4 <= r_V_1_7_reg_3348(31 downto 1);
    tmp_14_fu_915_p4 <= r_V_1_8_reg_3375(31 downto 1);
        tmp_15_10_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_978_p4),32));

        tmp_15_11_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_999_p4),32));

        tmp_15_12_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_1020_p4),32));

        tmp_15_13_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_1041_p4),32));

        tmp_15_1_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_768_p4),32));

        tmp_15_2_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_789_p4),32));

        tmp_15_3_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_810_p4),32));

        tmp_15_4_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_831_p4),32));

        tmp_15_5_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_852_p4),32));

        tmp_15_6_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_873_p4),32));

        tmp_15_7_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_894_p4),32));

        tmp_15_8_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_915_p4),32));

        tmp_15_9_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_936_p4),32));

    tmp_15_fu_936_p4 <= r_V_1_9_reg_3402(31 downto 1);
        tmp_15_s_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_fu_957_p4),32));

    tmp_16_10_fu_2277_p2 <= "1" when (signed(ptdiff_V_10_reg_3448) < signed(ap_const_lv16_1)) else "0";
    tmp_16_11_fu_2387_p2 <= "1" when (signed(ptdiff_V_11_reg_3475) < signed(ap_const_lv16_1)) else "0";
    tmp_16_12_fu_2497_p2 <= "1" when (signed(ptdiff_V_12_reg_3502) < signed(ap_const_lv16_1)) else "0";
    tmp_16_13_fu_2607_p2 <= "1" when (signed(ptdiff_V_13_reg_3529) < signed(ap_const_lv16_1)) else "0";
    tmp_16_1_fu_1177_p2 <= "1" when (signed(ptdiff_V_1_reg_3178) < signed(ap_const_lv16_1)) else "0";
    tmp_16_2_fu_1287_p2 <= "1" when (signed(ptdiff_V_2_reg_3205) < signed(ap_const_lv16_1)) else "0";
    tmp_16_3_fu_1397_p2 <= "1" when (signed(ptdiff_V_3_reg_3232) < signed(ap_const_lv16_1)) else "0";
    tmp_16_4_fu_1507_p2 <= "1" when (signed(ptdiff_V_4_reg_3259) < signed(ap_const_lv16_1)) else "0";
    tmp_16_5_fu_1617_p2 <= "1" when (signed(ptdiff_V_5_reg_3286) < signed(ap_const_lv16_1)) else "0";
    tmp_16_6_fu_1727_p2 <= "1" when (signed(ptdiff_V_6_reg_3313) < signed(ap_const_lv16_1)) else "0";
    tmp_16_7_fu_1837_p2 <= "1" when (signed(ptdiff_V_7_reg_3340) < signed(ap_const_lv16_1)) else "0";
    tmp_16_8_fu_1947_p2 <= "1" when (signed(ptdiff_V_8_reg_3367) < signed(ap_const_lv16_1)) else "0";
    tmp_16_9_fu_2057_p2 <= "1" when (signed(ptdiff_V_9_reg_3394) < signed(ap_const_lv16_1)) else "0";
    tmp_16_fu_957_p4 <= r_V_1_s_reg_3429(31 downto 1);
    tmp_16_s_fu_2167_p2 <= "1" when (signed(ptdiff_V_s_reg_3421) < signed(ap_const_lv16_1)) else "0";
    tmp_17_10_fu_2282_p2 <= "1" when (signed(r_V_11_reg_3670) > signed(sigma2Hi_10_reg_3676)) else "0";
    tmp_17_11_fu_2392_p2 <= "1" when (signed(r_V_12_reg_3681) > signed(sigma2Hi_11_reg_3687)) else "0";
    tmp_17_12_fu_2502_p2 <= "1" when (signed(r_V_13_reg_3692) > signed(sigma2Hi_12_reg_3698)) else "0";
    tmp_17_13_fu_2612_p2 <= "1" when (signed(r_V_14_reg_3703) > signed(sigma2Hi_13_reg_3709)) else "0";
    tmp_17_1_fu_1182_p2 <= "1" when (signed(r_V_s_reg_3560) > signed(sigma2Hi_1_reg_3566)) else "0";
    tmp_17_2_fu_1292_p2 <= "1" when (signed(r_V_2_reg_3571) > signed(sigma2Hi_2_reg_3577)) else "0";
    tmp_17_3_fu_1402_p2 <= "1" when (signed(r_V_3_reg_3582) > signed(sigma2Hi_3_reg_3588)) else "0";
    tmp_17_4_fu_1512_p2 <= "1" when (signed(r_V_4_reg_3593) > signed(sigma2Hi_4_reg_3599)) else "0";
    tmp_17_5_fu_1622_p2 <= "1" when (signed(r_V_5_reg_3604) > signed(sigma2Hi_5_reg_3610)) else "0";
    tmp_17_6_fu_1732_p2 <= "1" when (signed(r_V_6_reg_3615) > signed(sigma2Hi_6_reg_3621)) else "0";
    tmp_17_7_fu_1842_p2 <= "1" when (signed(r_V_7_reg_3626) > signed(sigma2Hi_7_reg_3632)) else "0";
    tmp_17_8_fu_1952_p2 <= "1" when (signed(r_V_8_reg_3637) > signed(sigma2Hi_8_reg_3643)) else "0";
    tmp_17_9_fu_2062_p2 <= "1" when (signed(r_V_9_reg_3648) > signed(sigma2Hi_9_reg_3654)) else "0";
    tmp_17_fu_978_p4 <= r_V_1_10_reg_3456(31 downto 1);
    tmp_17_s_fu_2172_p2 <= "1" when (signed(r_V_10_reg_3659) > signed(sigma2Hi_s_reg_3665)) else "0";
    tmp_18_fu_999_p4 <= r_V_1_11_reg_3483(31 downto 1);
    tmp_19_10_fu_2292_p2 <= "1" when (signed(r_V_11_reg_3670) < signed(tmp_408_fu_2272_p2)) else "0";
    tmp_19_11_fu_2402_p2 <= "1" when (signed(r_V_12_reg_3681) < signed(tmp_411_fu_2382_p2)) else "0";
    tmp_19_12_fu_2512_p2 <= "1" when (signed(r_V_13_reg_3692) < signed(tmp_414_fu_2492_p2)) else "0";
    tmp_19_13_fu_2622_p2 <= "1" when (signed(r_V_14_reg_3703) < signed(tmp_417_fu_2602_p2)) else "0";
    tmp_19_1_fu_1192_p2 <= "1" when (signed(r_V_s_reg_3560) < signed(tmp_378_fu_1172_p2)) else "0";
    tmp_19_2_fu_1302_p2 <= "1" when (signed(r_V_2_reg_3571) < signed(tmp_381_fu_1282_p2)) else "0";
    tmp_19_3_fu_1412_p2 <= "1" when (signed(r_V_3_reg_3582) < signed(tmp_384_fu_1392_p2)) else "0";
    tmp_19_4_fu_1522_p2 <= "1" when (signed(r_V_4_reg_3593) < signed(tmp_387_fu_1502_p2)) else "0";
    tmp_19_5_fu_1632_p2 <= "1" when (signed(r_V_5_reg_3604) < signed(tmp_390_fu_1612_p2)) else "0";
    tmp_19_6_fu_1742_p2 <= "1" when (signed(r_V_6_reg_3615) < signed(tmp_393_fu_1722_p2)) else "0";
    tmp_19_7_fu_1852_p2 <= "1" when (signed(r_V_7_reg_3626) < signed(tmp_396_fu_1832_p2)) else "0";
    tmp_19_8_fu_1962_p2 <= "1" when (signed(r_V_8_reg_3637) < signed(tmp_399_fu_1942_p2)) else "0";
    tmp_19_9_fu_2072_p2 <= "1" when (signed(r_V_9_reg_3648) < signed(tmp_402_fu_2052_p2)) else "0";
    tmp_19_fu_1020_p4 <= r_V_1_12_reg_3510(31 downto 1);
    tmp_19_s_fu_2182_p2 <= "1" when (signed(r_V_10_reg_3659) < signed(tmp_405_fu_2162_p2)) else "0";
    tmp_1_18_fu_408_p2 <= "1" when (sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_1_fu_747_p4 <= r_V_1_reg_3159(31 downto 1);
    tmp_20_10_fu_2302_p2 <= "1" when (signed(ptdiff_V_10_reg_3448) > signed(ap_const_lv16_0)) else "0";
    tmp_20_11_fu_2412_p2 <= "1" when (signed(ptdiff_V_11_reg_3475) > signed(ap_const_lv16_0)) else "0";
    tmp_20_12_fu_2522_p2 <= "1" when (signed(ptdiff_V_12_reg_3502) > signed(ap_const_lv16_0)) else "0";
    tmp_20_13_fu_2632_p2 <= "1" when (signed(ptdiff_V_13_reg_3529) > signed(ap_const_lv16_0)) else "0";
    tmp_20_1_fu_1202_p2 <= "1" when (signed(ptdiff_V_1_reg_3178) > signed(ap_const_lv16_0)) else "0";
    tmp_20_2_fu_1312_p2 <= "1" when (signed(ptdiff_V_2_reg_3205) > signed(ap_const_lv16_0)) else "0";
    tmp_20_3_fu_1422_p2 <= "1" when (signed(ptdiff_V_3_reg_3232) > signed(ap_const_lv16_0)) else "0";
    tmp_20_4_fu_1532_p2 <= "1" when (signed(ptdiff_V_4_reg_3259) > signed(ap_const_lv16_0)) else "0";
    tmp_20_5_fu_1642_p2 <= "1" when (signed(ptdiff_V_5_reg_3286) > signed(ap_const_lv16_0)) else "0";
    tmp_20_6_fu_1752_p2 <= "1" when (signed(ptdiff_V_6_reg_3313) > signed(ap_const_lv16_0)) else "0";
    tmp_20_7_fu_1862_p2 <= "1" when (signed(ptdiff_V_7_reg_3340) > signed(ap_const_lv16_0)) else "0";
    tmp_20_8_fu_1972_p2 <= "1" when (signed(ptdiff_V_8_reg_3367) > signed(ap_const_lv16_0)) else "0";
    tmp_20_9_fu_2082_p2 <= "1" when (signed(ptdiff_V_9_reg_3394) > signed(ap_const_lv16_0)) else "0";
    tmp_20_fu_1041_p4 <= r_V_1_13_reg_3537(31 downto 1);
    tmp_20_s_fu_2192_p2 <= "1" when (signed(ptdiff_V_s_reg_3421) > signed(ap_const_lv16_0)) else "0";
    tmp_2_19_fu_432_p2 <= "1" when (sumtk_2_V_read = ap_const_lv16_0) else "0";
        tmp_2_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_747_p4),32));

    tmp_375_fu_1062_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_reg_3159),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_377_fu_1169_p1 <= ptdiff_V_1_reg_3178(15 - 1 downto 0);
    tmp_378_fu_1172_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_1_reg_3186),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_380_fu_1279_p1 <= ptdiff_V_2_reg_3205(15 - 1 downto 0);
    tmp_381_fu_1282_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_2_reg_3213),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_383_fu_1389_p1 <= ptdiff_V_3_reg_3232(15 - 1 downto 0);
    tmp_384_fu_1392_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_3_reg_3240),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_386_fu_1499_p1 <= ptdiff_V_4_reg_3259(15 - 1 downto 0);
    tmp_387_fu_1502_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_4_reg_3267),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_389_fu_1609_p1 <= ptdiff_V_5_reg_3286(15 - 1 downto 0);
    tmp_390_fu_1612_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_5_reg_3294),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_392_fu_1719_p1 <= ptdiff_V_6_reg_3313(15 - 1 downto 0);
    tmp_393_fu_1722_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_6_reg_3321),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_395_fu_1829_p1 <= ptdiff_V_7_reg_3340(15 - 1 downto 0);
    tmp_396_fu_1832_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_7_reg_3348),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_398_fu_1939_p1 <= ptdiff_V_8_reg_3367(15 - 1 downto 0);
    tmp_399_fu_1942_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_8_reg_3375),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_3_20_fu_456_p2 <= "1" when (sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_3_fu_768_p4 <= r_V_1_1_reg_3186(31 downto 1);
    tmp_401_fu_2049_p1 <= ptdiff_V_9_reg_3394(15 - 1 downto 0);
    tmp_402_fu_2052_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_9_reg_3402),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_404_fu_2159_p1 <= ptdiff_V_s_reg_3421(15 - 1 downto 0);
    tmp_405_fu_2162_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_s_reg_3429),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_407_fu_2269_p1 <= ptdiff_V_10_reg_3448(15 - 1 downto 0);
    tmp_408_fu_2272_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_10_reg_3456),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_410_fu_2379_p1 <= ptdiff_V_11_reg_3475(15 - 1 downto 0);
    tmp_411_fu_2382_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_11_reg_3483),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_413_fu_2489_p1 <= ptdiff_V_12_reg_3502(15 - 1 downto 0);
    tmp_414_fu_2492_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_12_reg_3510),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_416_fu_2599_p1 <= ptdiff_V_13_reg_3529(15 - 1 downto 0);
    tmp_417_fu_2602_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_13_reg_3537),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_4_21_fu_480_p2 <= "1" when (sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_4_fu_1067_p2 <= "1" when (signed(ptdiff_V_reg_3151) < signed(ap_const_lv16_1)) else "0";
    tmp_5_22_fu_504_p2 <= "1" when (sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_5_fu_789_p4 <= r_V_1_2_reg_3213(31 downto 1);
    tmp_6_23_fu_528_p2 <= "1" when (sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_1072_p2 <= "1" when (signed(r_V_reg_3549) > signed(sigma2Hi_reg_3555)) else "0";
    tmp_7_24_fu_552_p2 <= "1" when (sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_810_p4 <= r_V_1_3_reg_3240(31 downto 1);
    tmp_8_25_fu_576_p2 <= "1" when (sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_1082_p2 <= "1" when (signed(r_V_reg_3549) < signed(tmp_375_fu_1062_p2)) else "0";
    tmp_9_26_fu_600_p2 <= "1" when (sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_831_p4 <= r_V_1_4_reg_3267(31 downto 1);
    tmp_fu_1059_p1 <= ptdiff_V_reg_3151(15 - 1 downto 0);
    tmp_s_32_fu_720_p2 <= "1" when (sumtk_14_V_read = ap_const_lv16_0) else "0";
    tmp_s_fu_384_p2 <= "1" when (sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
