; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.amd_ip_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_ip_block_version = type { i32, i32, i32, i32, ptr }
%struct.amdgpu_ring_funcs = type { i32, i32, i32, i8, i8, i32, i32, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.amdgpu_irq_src_funcs = type { ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.97, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.79, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.89, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.79 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.89 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.96], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.96 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.93] }
%struct.anon.93 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.97 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.108, i32, i32, i32, i32 }
%union.anon.108 = type { %struct.anon.110 }
%struct.anon.110 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.list_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mmsch_v1_1_init_header = type { i32, i32, [2 x %struct.mmsch_vf_eng_init_header] }
%struct.mmsch_vf_eng_init_header = type { i32, i32, i32 }
%struct.amdgpu_nbio_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_fw_shared = type { i32, [44 x i8], %struct.amdgpu_fw_shared_rb_ptrs_struct, [1 x i8], %struct.amdgpu_fw_shared_multi_queue, %struct.amdgpu_fw_shared_sw_ring }
%struct.amdgpu_fw_shared_rb_ptrs_struct = type { i32, i32 }
%struct.amdgpu_fw_shared_multi_queue = type { i8, i8, i8, i8, [4 x i8] }
%struct.amdgpu_fw_shared_sw_ring = type { i8, [3 x i8] }
%struct.amdgpu_iv_entry = type { ptr, i32, i32, i32, i32, i32, i64, i32, i32, i32, [4 x i32], ptr }

@vcn_v2_5_ip_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str, ptr @vcn_v2_5_early_init, ptr null, ptr @vcn_v2_5_sw_init, ptr @vcn_v2_5_sw_fini, ptr null, ptr @vcn_v2_5_hw_init, ptr @vcn_v2_5_hw_fini, ptr null, ptr @vcn_v2_5_suspend, ptr @vcn_v2_5_resume, ptr @vcn_v2_5_is_idle, ptr @vcn_v2_5_wait_for_idle, ptr null, ptr null, ptr null, ptr null, ptr @vcn_v2_5_set_clockgating_state, ptr @vcn_v2_5_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@vcn_v2_5_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 11, i32 2, i32 5, i32 0, ptr @vcn_v2_5_ip_funcs }, [44 x i8] zeroinitializer }, align 32
@vcn_v2_6_ip_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str.54, ptr @vcn_v2_5_early_init, ptr null, ptr @vcn_v2_5_sw_init, ptr @vcn_v2_5_sw_fini, ptr null, ptr @vcn_v2_5_hw_init, ptr @vcn_v2_5_hw_fini, ptr null, ptr @vcn_v2_5_suspend, ptr @vcn_v2_5_resume, ptr @vcn_v2_5_is_idle, ptr @vcn_v2_5_wait_for_idle, ptr null, ptr null, ptr null, ptr null, ptr @vcn_v2_5_set_clockgating_state, ptr @vcn_v2_5_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@vcn_v2_6_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 11, i32 2, i32 6, i32 0, ptr @vcn_v2_6_ip_funcs }, [44 x i8] zeroinitializer }, align 32
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vcn_v2_5\00", [23 x i8] zeroinitializer }, align 32
@vcn_v2_5_dec_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 6, i32 15, i32 0, i8 0, i8 0, i32 2, i32 0, ptr @vcn_v2_5_dec_ring_get_rptr, ptr @vcn_v2_5_dec_ring_get_wptr, ptr @vcn_v2_5_dec_ring_set_wptr, ptr null, ptr null, i32 102, i32 8, ptr @vcn_v2_0_dec_ring_emit_ib, ptr @vcn_v2_0_dec_ring_emit_fence, ptr null, ptr @vcn_v2_0_dec_ring_emit_vm_flush, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_test_ring, ptr @amdgpu_vcn_dec_ring_test_ib, ptr @vcn_v2_0_dec_ring_insert_nop, ptr @vcn_v2_0_dec_ring_insert_start, ptr @vcn_v2_0_dec_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_emit_wreg, ptr @vcn_v2_0_dec_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_6_dec_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 6, i32 15, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v2_5_dec_ring_get_rptr, ptr @vcn_v2_5_dec_ring_get_wptr, ptr @vcn_v2_5_dec_ring_set_wptr, ptr null, ptr null, i32 102, i32 8, ptr @vcn_v2_0_dec_ring_emit_ib, ptr @vcn_v2_0_dec_ring_emit_fence, ptr null, ptr @vcn_v2_0_dec_ring_emit_vm_flush, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_test_ring, ptr @amdgpu_vcn_dec_ring_test_ib, ptr @vcn_v2_0_dec_ring_insert_nop, ptr @vcn_v2_0_dec_ring_insert_start, ptr @vcn_v2_0_dec_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_emit_wreg, ptr @vcn_v2_0_dec_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_5_set_dec_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str.3, i32 1713, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"\016[drm] VCN(%d) decode is enabled in VM mode\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v2_5_set_dec_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c\00", [58 x i8] zeroinitializer }, align 32
@vcn_v2_5_set_dec_ring_funcs._entry_ptr = internal global ptr @vcn_v2_5_set_dec_ring_funcs._entry, section ".printk_index", align 4
@vcn_v2_5_enc_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 7, i32 63, i32 0, i8 0, i8 0, i32 2, i32 0, ptr @vcn_v2_5_enc_ring_get_rptr, ptr @vcn_v2_5_enc_ring_get_wptr, ptr @vcn_v2_5_enc_ring_set_wptr, ptr null, ptr null, i32 45, i32 5, ptr @vcn_v2_0_enc_ring_emit_ib, ptr @vcn_v2_0_enc_ring_emit_fence, ptr null, ptr @vcn_v2_0_enc_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_enc_ring_test_ring, ptr @amdgpu_vcn_enc_ring_test_ib, ptr @amdgpu_ring_insert_nop, ptr null, ptr @vcn_v2_0_enc_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_enc_ring_emit_wreg, ptr @vcn_v2_0_enc_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_6_enc_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 7, i32 63, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v2_5_enc_ring_get_rptr, ptr @vcn_v2_5_enc_ring_get_wptr, ptr @vcn_v2_5_enc_ring_set_wptr, ptr null, ptr null, i32 45, i32 5, ptr @vcn_v2_0_enc_ring_emit_ib, ptr @vcn_v2_0_enc_ring_emit_fence, ptr null, ptr @vcn_v2_0_enc_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_enc_ring_test_ring, ptr @amdgpu_vcn_enc_ring_test_ib, ptr @amdgpu_ring_insert_nop, ptr null, ptr @vcn_v2_0_enc_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_enc_ring_emit_wreg, ptr @vcn_v2_0_enc_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_5_set_enc_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.4, ptr @.str.5, ptr @.str.3, i32 1731, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"\016[drm] VCN(%d) encode is enabled in VM mode\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v2_5_set_enc_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@vcn_v2_5_set_enc_ring_funcs._entry_ptr = internal global ptr @vcn_v2_5_set_enc_ring_funcs._entry, section ".printk_index", align 4
@vcn_v2_5_irq_funcs = internal constant { %struct.amdgpu_irq_src_funcs, [24 x i8] } { %struct.amdgpu_irq_src_funcs { ptr @vcn_v2_5_set_interrupt_state, ptr @vcn_v2_5_process_interrupt }, [24 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Unhandled client id: %d\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: VCN TRAP\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Unhandled interrupt: %d %d\0A\00", [36 x i8] zeroinitializer }, align 32
@amdgpu_ih_clientid_vcns = internal constant { [2 x i32], [24 x i8] } { [2 x i32] [i32 16, i32 14], [24 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"vcn_dec_%d\00", [21 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"vcn_enc_%d.%d\00", [18 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"dpg pause state changed %d -> %d\00", [63 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@vcn_v2_5_pause_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str.3, i32 1403, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\014[drm] Register(%d) [%s] failed to reach value 0x%08x != 0x%08x\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"vcn_v2_5_pause_dpg_mode\00", [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry_ptr = internal global ptr @vcn_v2_5_pause_dpg_mode._entry, section ".printk_index", align 4
@.str.14 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_POWER_STATUS\00", [45 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry.15 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str.3, i32 1415, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry_ptr.16 = internal global ptr @vcn_v2_5_pause_dpg_mode._entry.15, section ".printk_index", align 4
@.str.17 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mmUVD_DPG_PAUSE\00", [16 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str.3, i32 1448, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry_ptr.19 = internal global ptr @vcn_v2_5_pause_dpg_mode._entry.18, section ".printk_index", align 4
@vcn_v2_5_pause_dpg_mode._entry.20 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str.3, i32 1454, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_pause_dpg_mode._entry_ptr.21 = internal global ptr @vcn_v2_5_pause_dpg_mode._entry.20, section ".printk_index", align 4
@vcn_v2_5_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.22, ptr @.str.23, ptr @.str.3, i32 299, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\016[drm] VCN decode and encode initialized successfully(under %s).\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"vcn_v2_5_hw_init\00", [47 x i8] zeroinitializer }, align 32
@vcn_v2_5_hw_init._entry_ptr = internal global ptr @vcn_v2_5_hw_init._entry, section ".printk_index", align 4
@.str.24 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"DPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"SPG Mode\00", [23 x i8] zeroinitializer }, align 32
@vcn_v2_5_mmsch_start._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.26, ptr @.str.27, ptr @.str.3, i32 1144, ptr @.str.28, ptr @.str.29 }, [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"amdgpu: failed to init MMSCH, mmMMSCH_VF_MAILBOX_RESP = %x\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"vcn_v2_5_mmsch_start\00", [43 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@vcn_v2_5_mmsch_start._entry_ptr = internal global ptr @vcn_v2_5_mmsch_start._entry, section ".printk_index", align 4
@vcn_v2_5_wait_for_idle._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.30, ptr @.str.3, i32 1758, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v2_5_wait_for_idle\00", [41 x i8] zeroinitializer }, align 32
@vcn_v2_5_wait_for_idle._entry_ptr = internal global ptr @vcn_v2_5_wait_for_idle._entry, section ".printk_index", align 4
@.str.31 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mmUVD_STATUS\00", [19 x i8] zeroinitializer }, align 32
@vcn_v2_5_disable_clock_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.32, ptr @.str.3, i32 580, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vcn_v2_5_disable_clock_gating\00", [34 x i8] zeroinitializer }, align 32
@vcn_v2_5_disable_clock_gating._entry_ptr = internal global ptr @vcn_v2_5_disable_clock_gating._entry, section ".printk_index", align 4
@.str.33 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_CGC_GATE\00", [17 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.34, ptr @.str.3, i32 1333, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"vcn_v2_5_stop\00", [18 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop._entry_ptr = internal global ptr @vcn_v2_5_stop._entry, section ".printk_index", align 4
@vcn_v2_5_stop._entry.35 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.34, ptr @.str.3, i32 1341, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop._entry_ptr.36 = internal global ptr @vcn_v2_5_stop._entry.35, section ".printk_index", align 4
@.str.37 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"mmUVD_LMI_STATUS\00", [47 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop._entry.38 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.34, ptr @.str.3, i32 1352, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop._entry_ptr.39 = internal global ptr @vcn_v2_5_stop._entry.38, section ".printk_index", align 4
@vcn_v2_5_stop_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.40, ptr @.str.3, i32 1297, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v2_5_stop_dpg_mode\00", [41 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry_ptr = internal global ptr @vcn_v2_5_stop_dpg_mode._entry, section ".printk_index", align 4
@vcn_v2_5_stop_dpg_mode._entry.41 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.40, ptr @.str.3, i32 1301, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry_ptr.42 = internal global ptr @vcn_v2_5_stop_dpg_mode._entry.41, section ".printk_index", align 4
@.str.43 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"mmUVD_RB_RPTR\00", [18 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry.44 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.40, ptr @.str.3, i32 1304, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry_ptr.45 = internal global ptr @vcn_v2_5_stop_dpg_mode._entry.44, section ".printk_index", align 4
@.str.46 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_RB_RPTR2\00", [17 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry.47 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.40, ptr @.str.3, i32 1307, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry_ptr.48 = internal global ptr @vcn_v2_5_stop_dpg_mode._entry.47, section ".printk_index", align 4
@.str.49 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"mmUVD_RBC_RB_RPTR\00", [46 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry.50 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.40, ptr @.str.3, i32 1310, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_5_stop_dpg_mode._entry_ptr.51 = internal global ptr @vcn_v2_5_stop_dpg_mode._entry.50, section ".printk_index", align 4
@amdgpu_emu_mode = external dso_local local_unnamed_addr global i32, align 4
@.str.52 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"VCN decode not responding, trying to reset the VCPU!!!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"VCN decode not responding, giving up!!!\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vcn_v2_6\00", [23 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 14, i64 16]
@__sancov_gen_cov_switch_values.55 = internal global [5 x i64] [i64 3, i64 32, i64 119, i64 120, i64 124]
@___asan_gen_.56 = private unnamed_addr constant [18 x i8] c"vcn_v2_5_ip_funcs\00", align 1
@___asan_gen_.58 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1873, i32 34 }
@___asan_gen_.59 = private unnamed_addr constant [18 x i8] c"vcn_v2_5_ip_block\00", align 1
@___asan_gen_.61 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1913, i32 38 }
@___asan_gen_.62 = private unnamed_addr constant [18 x i8] c"vcn_v2_6_ip_funcs\00", align 1
@___asan_gen_.64 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1893, i32 34 }
@___asan_gen_.65 = private unnamed_addr constant [18 x i8] c"vcn_v2_6_ip_block\00", align 1
@___asan_gen_.67 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1922, i32 38 }
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1874, i32 10 }
@___asan_gen_.71 = private unnamed_addr constant [27 x i8] c"vcn_v2_5_dec_ring_vm_funcs\00", align 1
@___asan_gen_.73 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1512, i32 39 }
@___asan_gen_.74 = private unnamed_addr constant [27 x i8] c"vcn_v2_6_dec_ring_vm_funcs\00", align 1
@___asan_gen_.76 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1542, i32 39 }
@___asan_gen_.88 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1713, i32 3 }
@___asan_gen_.89 = private unnamed_addr constant [27 x i8] c"vcn_v2_5_enc_ring_vm_funcs\00", align 1
@___asan_gen_.91 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1641, i32 39 }
@___asan_gen_.92 = private unnamed_addr constant [27 x i8] c"vcn_v2_6_enc_ring_vm_funcs\00", align 1
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1671, i32 39 }
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1731, i32 3 }
@___asan_gen_.104 = private unnamed_addr constant [19 x i8] c"vcn_v2_5_irq_funcs\00", align 1
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1856, i32 42 }
@___asan_gen_.109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1831, i32 3 }
@___asan_gen_.112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1835, i32 2 }
@___asan_gen_.115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1848, i32 3 }
@___asan_gen_.116 = private unnamed_addr constant [24 x i8] c"amdgpu_ih_clientid_vcns\00", align 1
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 63, i32 12 }
@___asan_gen_.121 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 176, i32 23 }
@___asan_gen_.124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 191, i32 24 }
@___asan_gen_.127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1396, i32 3 }
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1402, i32 15 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1413, i32 5 }
@___asan_gen_.148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1447, i32 5 }
@___asan_gen_.151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1453, i32 4 }
@___asan_gen_.166 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 298, i32 3 }
@___asan_gen_.181 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1142, i32 3 }
@___asan_gen_.190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1757, i32 9 }
@___asan_gen_.199 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 580, i32 3 }
@___asan_gen_.205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1333, i32 7 }
@___asan_gen_.211 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1341, i32 7 }
@___asan_gen_.214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1352, i32 7 }
@___asan_gen_.220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1296, i32 2 }
@___asan_gen_.226 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1301, i32 2 }
@___asan_gen_.232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1304, i32 2 }
@___asan_gen_.238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1307, i32 2 }
@___asan_gen_.239 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1309, i32 2 }
@___asan_gen_.244 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1020, i32 4 }
@___asan_gen_.247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1033, i32 4 }
@___asan_gen_.248 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.249 = private constant [41 x i8] c"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c\00", align 1
@___asan_gen_.250 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.249, i32 1894, i32 17 }
@llvm.compiler.used = appending global [83 x ptr] [ptr @vcn_v2_5_disable_clock_gating._entry, ptr @vcn_v2_5_disable_clock_gating._entry_ptr, ptr @vcn_v2_5_hw_init._entry, ptr @vcn_v2_5_hw_init._entry_ptr, ptr @vcn_v2_5_mmsch_start._entry, ptr @vcn_v2_5_mmsch_start._entry_ptr, ptr @vcn_v2_5_pause_dpg_mode._entry, ptr @vcn_v2_5_pause_dpg_mode._entry.15, ptr @vcn_v2_5_pause_dpg_mode._entry.18, ptr @vcn_v2_5_pause_dpg_mode._entry.20, ptr @vcn_v2_5_pause_dpg_mode._entry_ptr, ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.16, ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.19, ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.21, ptr @vcn_v2_5_set_dec_ring_funcs._entry, ptr @vcn_v2_5_set_dec_ring_funcs._entry_ptr, ptr @vcn_v2_5_set_enc_ring_funcs._entry, ptr @vcn_v2_5_set_enc_ring_funcs._entry_ptr, ptr @vcn_v2_5_stop._entry, ptr @vcn_v2_5_stop._entry.35, ptr @vcn_v2_5_stop._entry.38, ptr @vcn_v2_5_stop._entry_ptr, ptr @vcn_v2_5_stop._entry_ptr.36, ptr @vcn_v2_5_stop._entry_ptr.39, ptr @vcn_v2_5_stop_dpg_mode._entry, ptr @vcn_v2_5_stop_dpg_mode._entry.41, ptr @vcn_v2_5_stop_dpg_mode._entry.44, ptr @vcn_v2_5_stop_dpg_mode._entry.47, ptr @vcn_v2_5_stop_dpg_mode._entry.50, ptr @vcn_v2_5_stop_dpg_mode._entry_ptr, ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.42, ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.45, ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.48, ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.51, ptr @vcn_v2_5_wait_for_idle._entry, ptr @vcn_v2_5_wait_for_idle._entry_ptr, ptr @vcn_v2_5_ip_funcs, ptr @vcn_v2_5_ip_block, ptr @vcn_v2_6_ip_funcs, ptr @vcn_v2_6_ip_block, ptr @.str, ptr @vcn_v2_5_dec_ring_vm_funcs, ptr @vcn_v2_6_dec_ring_vm_funcs, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @vcn_v2_5_enc_ring_vm_funcs, ptr @vcn_v2_6_enc_ring_vm_funcs, ptr @.str.4, ptr @.str.5, ptr @vcn_v2_5_irq_funcs, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @amdgpu_ih_clientid_vcns, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.17, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.37, ptr @.str.40, ptr @.str.43, ptr @.str.46, ptr @.str.49, ptr @.str.52, ptr @.str.53, ptr @.str.54], section "llvm.metadata"
@0 = internal global [65 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_ip_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.56 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.59 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_6_ip_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_6_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_dec_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.71 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_6_dec_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.74 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_set_dec_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_enc_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.89 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_6_enc_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.92 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_set_enc_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_irq_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_ih_clientid_vcns to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.116 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_pause_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_pause_dpg_mode._entry.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_pause_dpg_mode._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_pause_dpg_mode._entry.20 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_mmsch_start._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_wait_for_idle._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_disable_clock_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop._entry.35 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop._entry.38 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop_dpg_mode._entry.41 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop_dpg_mode._entry.44 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop_dpg_mode._entry.47 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_5_stop_dpg_mode._entry.50 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.244 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.248 to i32), i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.250 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_early_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %num_vcn_inst4 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  br i1 %tobool.not, label %for.cond.preheader, label %if.then

for.cond.preheader:                               ; preds = %entry
  %2 = ptrtoint ptr %num_vcn_inst4 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_vcn_inst4, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp99.not = icmp eq i8 %3, 0
  br i1 %cmp99.not, label %for.cond.preheader.for.end_crit_edge, label %for.body.lr.ph

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %harvest_config32 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  br label %for.body

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %4 = ptrtoint ptr %num_vcn_inst4 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 2, ptr %num_vcn_inst4, align 1
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %5 = ptrtoint ptr %harvest_config to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %harvest_config, align 4
  br label %if.end42

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0100 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %6 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %virt, align 8
  %and8 = and i32 %7, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8)
  %tobool9.not = icmp eq i32 %and8, 0
  br i1 %tobool9.not, label %for.body.cond.false_crit_edge, label %land.lhs.true

for.body.cond.false_crit_edge:                    ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %for.body
  %8 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %funcs, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true11

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true11:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %9, i32 0, i32 13
  %10 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %sriov_rreg, align 4
  %tobool15.not = icmp eq ptr %11, null
  br i1 %tobool15.not, label %land.lhs.true11.cond.false_crit_edge, label %cond.true

land.lhs.true11.cond.false_crit_edge:             ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0100
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx20, align 4
  %arrayidx21 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx21, align 4
  %add = add i32 %15, 7
  %call = tail call i32 %11(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true11.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %for.body.cond.false_crit_edge
  %arrayidx24 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0100
  %16 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx24, align 4
  %arrayidx25 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx25, align 4
  %add26 = add i32 %19, 7
  %call27 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add26, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call27, %cond.false ]
  %and28 = and i32 %cond, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28)
  %tobool29.not = icmp eq i32 %and28, 0
  br i1 %tobool29.not, label %cond.end.for.inc_crit_edge, label %if.then30

cond.end.for.inc_crit_edge:                       ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.then30:                                        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  %shl = shl nuw i32 1, %i.0100
  %20 = ptrtoint ptr %harvest_config32 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %harvest_config32, align 4
  %or = or i32 %21, %shl
  store i32 %or, ptr %harvest_config32, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then30, %cond.end.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0100, 1
  %22 = ptrtoint ptr %num_vcn_inst4 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %num_vcn_inst4, align 1
  %conv = zext i8 %23 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %harvest_config34 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %24 = ptrtoint ptr %harvest_config34 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %harvest_config34, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %25)
  %cmp35 = icmp eq i32 %25, 3
  br i1 %cmp35, label %for.end.cleanup43_crit_edge, label %for.end.if.end42_crit_edge

for.end.if.end42_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end42

for.end.cleanup43_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup43

if.end42:                                         ; preds = %for.end.if.end42_crit_edge, %if.then
  %.sink = phi i32 [ 1, %if.then ], [ 2, %for.end.if.end42_crit_edge ]
  %num_enc_rings40 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %26 = ptrtoint ptr %num_enc_rings40 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %.sink, ptr %num_enc_rings40, align 4
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %27 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %cmp32.not.i = icmp eq i8 %28, 0
  br i1 %cmp32.not.i, label %if.end42.cleanup43_crit_edge, label %for.body.lr.ph.i

if.end42.cleanup43_crit_edge:                     ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup43

for.body.lr.ph.i:                                 ; preds = %if.end42
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 16
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.033.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %29 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.033.i
  %and.i = and i32 %30, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %31 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 132352, i32 %32)
  %cmp4.i = icmp eq i32 %32, 132352
  %spec.select.i = select i1 %cmp4.i, ptr @vcn_v2_5_dec_ring_vm_funcs, ptr @vcn_v2_6_dec_ring_vm_funcs
  %33 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.033.i, i32 4, i32 1
  %34 = ptrtoint ptr %33 to i32
  call void @__asan_store4_noabort(i32 %34)
  store ptr %spec.select.i, ptr %33, align 4
  %me.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.033.i, i32 4, i32 16
  %35 = ptrtoint ptr %me.i to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %i.033.i, ptr %me.i, align 8
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, i32 noundef %i.033.i) #10
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.end.i, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.033.i, 1
  %36 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %37 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %vcn_v2_5_set_dec_ring_funcs.exit

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

vcn_v2_5_set_dec_ring_funcs.exit:                 ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %cmp51.not.i = icmp eq i8 %37, 0
  br i1 %cmp51.not.i, label %vcn_v2_5_set_enc_ring_funcs.exitthread-pre-split, label %for.body.lr.ph.i71

for.body.lr.ph.i71:                               ; preds = %vcn_v2_5_set_dec_ring_funcs.exit
  %num_enc_rings.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body.i75

for.body.i75:                                     ; preds = %for.inc27.i.for.body.i75_crit_edge, %for.body.lr.ph.i71
  %j.052.i = phi i32 [ 0, %for.body.lr.ph.i71 ], [ %inc28.i, %for.inc27.i.for.body.i75_crit_edge ]
  %38 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %harvest_config.i, align 4
  %shl.i72 = shl nuw i32 1, %j.052.i
  %and.i73 = and i32 %39, %shl.i72
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i73)
  %tobool.not.i74 = icmp eq i32 %and.i73, 0
  br i1 %tobool.not.i74, label %for.cond3.preheader.i, label %for.body.i75.for.inc27.i_crit_edge

for.body.i75.for.inc27.i_crit_edge:               ; preds = %for.body.i75
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc27.i

for.cond3.preheader.i:                            ; preds = %for.body.i75
  %40 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %num_enc_rings.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %cmp547.not.i = icmp eq i32 %41, 0
  br i1 %cmp547.not.i, label %for.cond3.preheader.i.do.end.i_crit_edge, label %for.cond3.preheader.i.for.body7.i_crit_edge

for.cond3.preheader.i.for.body7.i_crit_edge:      ; preds = %for.cond3.preheader.i
  br label %for.body7.i

for.cond3.preheader.i.do.end.i_crit_edge:         ; preds = %for.cond3.preheader.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end.i

for.body7.i:                                      ; preds = %for.body7.i.for.body7.i_crit_edge, %for.cond3.preheader.i.for.body7.i_crit_edge
  %i.048.i = phi i32 [ %inc.i78, %for.body7.i.for.body7.i_crit_edge ], [ 0, %for.cond3.preheader.i.for.body7.i_crit_edge ]
  %42 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 132352, i32 %43)
  %cmp9.i = icmp eq i32 %43, 132352
  %spec.select.i76 = select i1 %cmp9.i, ptr @vcn_v2_5_enc_ring_vm_funcs, ptr @vcn_v2_6_enc_ring_vm_funcs
  %44 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.052.i, i32 5, i32 %i.048.i, i32 1
  %45 = ptrtoint ptr %44 to i32
  call void @__asan_store4_noabort(i32 %45)
  store ptr %spec.select.i76, ptr %44, align 4
  %me.i77 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.052.i, i32 5, i32 %i.048.i, i32 16
  %46 = ptrtoint ptr %me.i77 to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %j.052.i, ptr %me.i77, align 8
  %inc.i78 = add nuw i32 %i.048.i, 1
  %47 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %num_enc_rings.i, align 4
  %cmp5.i = icmp ult i32 %inc.i78, %48
  br i1 %cmp5.i, label %for.body7.i.for.body7.i_crit_edge, label %for.body7.i.do.end.i_crit_edge

for.body7.i.do.end.i_crit_edge:                   ; preds = %for.body7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end.i

for.body7.i.for.body7.i_crit_edge:                ; preds = %for.body7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body7.i

do.end.i:                                         ; preds = %for.body7.i.do.end.i_crit_edge, %for.cond3.preheader.i.do.end.i_crit_edge
  %call.i79 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.4, i32 noundef %j.052.i) #10
  br label %for.inc27.i

for.inc27.i:                                      ; preds = %do.end.i, %for.body.i75.for.inc27.i_crit_edge
  %inc28.i = add nuw nsw i32 %j.052.i, 1
  %49 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i80 = zext i8 %50 to i32
  %cmp.i81 = icmp ult i32 %inc28.i, %conv.i80
  br i1 %cmp.i81, label %for.inc27.i.for.body.i75_crit_edge, label %for.inc27.i.vcn_v2_5_set_enc_ring_funcs.exit_crit_edge

for.inc27.i.vcn_v2_5_set_enc_ring_funcs.exit_crit_edge: ; preds = %for.inc27.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_set_enc_ring_funcs.exit

for.inc27.i.for.body.i75_crit_edge:               ; preds = %for.inc27.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i75

vcn_v2_5_set_enc_ring_funcs.exitthread-pre-split: ; preds = %vcn_v2_5_set_dec_ring_funcs.exit
  call void @__sanitizer_cov_trace_pc() #9
  %51 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %51)
  %.pr = load i8, ptr %num_vcn_inst.i, align 1
  br label %vcn_v2_5_set_enc_ring_funcs.exit

vcn_v2_5_set_enc_ring_funcs.exit:                 ; preds = %vcn_v2_5_set_enc_ring_funcs.exitthread-pre-split, %for.inc27.i.vcn_v2_5_set_enc_ring_funcs.exit_crit_edge
  %52 = phi i8 [ %.pr, %vcn_v2_5_set_enc_ring_funcs.exitthread-pre-split ], [ %50, %for.inc27.i.vcn_v2_5_set_enc_ring_funcs.exit_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %52)
  %cmp18.not.i = icmp eq i8 %52, 0
  br i1 %cmp18.not.i, label %vcn_v2_5_set_enc_ring_funcs.exit.cleanup43_crit_edge, label %for.body.lr.ph.i85

vcn_v2_5_set_enc_ring_funcs.exit.cleanup43_crit_edge: ; preds = %vcn_v2_5_set_enc_ring_funcs.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup43

for.body.lr.ph.i85:                               ; preds = %vcn_v2_5_set_enc_ring_funcs.exit
  %num_enc_rings.i84 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body.i89

for.body.i89:                                     ; preds = %for.inc.i94.for.body.i89_crit_edge, %for.body.lr.ph.i85
  %i.019.i = phi i32 [ 0, %for.body.lr.ph.i85 ], [ %inc.i91, %for.inc.i94.for.body.i89_crit_edge ]
  %53 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %harvest_config.i, align 4
  %shl.i86 = shl nuw i32 1, %i.019.i
  %and.i87 = and i32 %54, %shl.i86
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i87)
  %tobool.not.i88 = icmp eq i32 %and.i87, 0
  br i1 %tobool.not.i88, label %if.end.i90, label %for.body.i89.for.inc.i94_crit_edge

for.body.i89.for.inc.i94_crit_edge:               ; preds = %for.body.i89
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i94

if.end.i90:                                       ; preds = %for.body.i89
  call void @__sanitizer_cov_trace_pc() #9
  %55 = ptrtoint ptr %num_enc_rings.i84 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %num_enc_rings.i84, align 4
  %add.i = add i32 %56, 1
  %irq.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i, i32 7
  %57 = ptrtoint ptr %irq.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %add.i, ptr %irq.i, align 4
  %funcs.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i, i32 7, i32 2
  %58 = ptrtoint ptr %funcs.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store ptr @vcn_v2_5_irq_funcs, ptr %funcs.i, align 4
  br label %for.inc.i94

for.inc.i94:                                      ; preds = %if.end.i90, %for.body.i89.for.inc.i94_crit_edge
  %inc.i91 = add nuw nsw i32 %i.019.i, 1
  %59 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i92 = zext i8 %60 to i32
  %cmp.i93 = icmp ult i32 %inc.i91, %conv.i92
  br i1 %cmp.i93, label %for.inc.i94.for.body.i89_crit_edge, label %for.inc.i94.cleanup43_crit_edge

for.inc.i94.cleanup43_crit_edge:                  ; preds = %for.inc.i94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup43

for.inc.i94.for.body.i89_crit_edge:               ; preds = %for.inc.i94
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i89

cleanup43:                                        ; preds = %for.inc.i94.cleanup43_crit_edge, %vcn_v2_5_set_enc_ring_funcs.exit.cleanup43_crit_edge, %if.end42.cleanup43_crit_edge, %for.end.cleanup43_crit_edge
  %retval.1 = phi i32 [ -2, %for.end.cleanup43_crit_edge ], [ 0, %vcn_v2_5_set_enc_ring_funcs.exit.cleanup43_crit_edge ], [ 0, %if.end42.cleanup43_crit_edge ], [ 0, %for.inc.i94.cleanup43_crit_edge ]
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_sw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp329.not = icmp eq i8 %1, 0
  br i1 %cmp329.not, label %entry.for.end24_crit_edge, label %for.body.lr.ph

entry.for.end24_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body

for.body:                                         ; preds = %for.inc22.for.body_crit_edge, %for.body.lr.ph
  %j.0330 = phi i32 [ 0, %for.body.lr.ph ], [ %inc23, %for.inc22.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %j.0330
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc22_crit_edge

for.body.for.inc22_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc22

if.end:                                           ; preds = %for.body
  %arrayidx = getelementptr [2 x i32], ptr @amdgpu_ih_clientid_vcns, i32 0, i32 %j.0330
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx, align 4
  %irq = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0330, i32 7
  %call = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef %5, i32 noundef 124, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool5.not = icmp eq i32 %call, 0
  br i1 %tobool5.not, label %for.cond8.preheader, label %if.end.cleanup203_crit_edge

if.end.cleanup203_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

for.cond8.preheader:                              ; preds = %if.end
  %6 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp10326.not = icmp eq i32 %7, 0
  br i1 %cmp10326.not, label %for.cond8.preheader.for.inc22_crit_edge, label %for.cond8.preheader.for.body12_crit_edge

for.cond8.preheader.for.body12_crit_edge:         ; preds = %for.cond8.preheader
  br label %for.body12

for.cond8.preheader.for.inc22_crit_edge:          ; preds = %for.cond8.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc22

for.cond8:                                        ; preds = %for.body12
  %inc = add nuw i32 %i.0327, 1
  %8 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %num_enc_rings, align 4
  %cmp10 = icmp ult i32 %inc, %9
  br i1 %cmp10, label %for.cond8.for.body12_crit_edge, label %for.cond8.for.inc22_crit_edge

for.cond8.for.inc22_crit_edge:                    ; preds = %for.cond8
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc22

for.cond8.for.body12_crit_edge:                   ; preds = %for.cond8
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body12

for.body12:                                       ; preds = %for.cond8.for.body12_crit_edge, %for.cond8.preheader.for.body12_crit_edge
  %i.0327 = phi i32 [ %inc, %for.cond8.for.body12_crit_edge ], [ 0, %for.cond8.preheader.for.body12_crit_edge ]
  %add = add i32 %i.0327, 119
  %call18 = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef %5, i32 noundef %add, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call18)
  %tobool19.not = icmp eq i32 %call18, 0
  br i1 %tobool19.not, label %for.cond8, label %for.body12.cleanup203_crit_edge

for.body12.cleanup203_crit_edge:                  ; preds = %for.body12
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

for.inc22:                                        ; preds = %for.cond8.for.inc22_crit_edge, %for.cond8.preheader.for.inc22_crit_edge, %for.body.for.inc22_crit_edge
  %inc23 = add nuw nsw i32 %j.0330, 1
  %10 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %11 to i32
  %cmp = icmp ult i32 %inc23, %conv
  br i1 %cmp, label %for.inc22.for.body_crit_edge, label %for.inc22.for.end24_crit_edge

for.inc22.for.end24_crit_edge:                    ; preds = %for.inc22
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end24

for.inc22.for.body_crit_edge:                     ; preds = %for.inc22
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end24:                                        ; preds = %for.inc22.for.end24_crit_edge, %entry.for.end24_crit_edge
  %call25 = tail call i32 @amdgpu_vcn_sw_init(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25)
  %tobool26.not = icmp eq i32 %call25, 0
  br i1 %tobool26.not, label %if.end28, label %for.end24.cleanup203_crit_edge

for.end24.cleanup203_crit_edge:                   ; preds = %for.end24
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

if.end28:                                         ; preds = %for.end24
  tail call void @amdgpu_vcn_setup_ucode(ptr noundef %handle) #7
  %call29 = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %for.cond33.preheader, label %if.end28.cleanup203_crit_edge

if.end28.cleanup203_crit_edge:                    ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

for.cond33.preheader:                             ; preds = %if.end28
  %12 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %cmp37333.not = icmp eq i8 %13, 0
  br i1 %cmp37333.not, label %for.cond33.preheader.for.end187_crit_edge, label %for.body39.lr.ph

for.cond33.preheader.for.end187_crit_edge:        ; preds = %for.cond33.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end187

for.body39.lr.ph:                                 ; preds = %for.cond33.preheader
  %harvest_config41 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9
  %context_id = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 4
  %ib_vmid = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 5
  %ib_bar_low = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 6
  %ib_bar_high = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 7
  %ib_size = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 8
  %gp_scratch8 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 9
  %scratch9 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 10
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 1
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 2
  %nop = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 3
  %14 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 144, i32 16
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %num_enc_rings136 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body39

for.body39:                                       ; preds = %for.inc185.for.body39_crit_edge, %for.body39.lr.ph
  %j.1334 = phi i32 [ 0, %for.body39.lr.ph ], [ %inc186, %for.inc185.for.body39_crit_edge ]
  %15 = ptrtoint ptr %harvest_config41 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %harvest_config41, align 4
  %shl42 = shl nuw i32 1, %j.1334
  %and43 = and i32 %16, %shl42
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and43)
  %tobool44.not = icmp eq i32 %and43, 0
  br i1 %tobool44.not, label %if.end46, label %for.body39.for.inc185_crit_edge

for.body39.for.inc185_crit_edge:                  ; preds = %for.body39
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc185

if.end46:                                         ; preds = %for.body39
  %17 = ptrtoint ptr %context_id to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 39, ptr %context_id, align 4
  %18 = ptrtoint ptr %ib_vmid to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 1073, ptr %ib_vmid, align 4
  %19 = ptrtoint ptr %ib_bar_low to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 948, ptr %ib_bar_low, align 4
  %20 = ptrtoint ptr %ib_bar_high to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 949, ptr %ib_bar_high, align 4
  %21 = ptrtoint ptr %ib_size to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 604, ptr %ib_size, align 4
  %22 = ptrtoint ptr %gp_scratch8 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 102, ptr %gp_scratch8, align 4
  %23 = ptrtoint ptr %scratch9 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 49181, ptr %scratch9, align 4
  %arrayidx61 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %j.1334
  %24 = ptrtoint ptr %arrayidx61 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx61, align 4
  %arrayidx62 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx62, align 4
  %add63 = add i32 %27, 29
  %external = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 8
  %scratch967 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 8, i32 10
  %28 = ptrtoint ptr %scratch967 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %add63, ptr %scratch967, align 8
  %29 = ptrtoint ptr %internal to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 16, ptr %internal, align 4
  %30 = load ptr, ptr %arrayidx61, align 4
  %arrayidx73 = getelementptr i32, ptr %30, i32 1
  %31 = ptrtoint ptr %arrayidx73 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx73, align 4
  %add74 = add i32 %32, 144
  %33 = ptrtoint ptr %external to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %add74, ptr %external, align 8
  %34 = ptrtoint ptr %data1 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 17, ptr %data1, align 4
  %35 = load ptr, ptr %arrayidx61, align 4
  %arrayidx85 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx85, align 4
  %add86 = add i32 %37, 145
  %data191 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 8, i32 1
  %38 = ptrtoint ptr %data191 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %add86, ptr %data191, align 4
  %39 = ptrtoint ptr %cmd to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 15, ptr %cmd, align 4
  %40 = load ptr, ptr %arrayidx61, align 4
  %arrayidx97 = getelementptr i32, ptr %40, i32 1
  %41 = ptrtoint ptr %arrayidx97 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx97, align 4
  %add98 = add i32 %42, 143
  %cmd103 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 8, i32 2
  %43 = ptrtoint ptr %cmd103 to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %add98, ptr %cmd103, align 8
  %44 = ptrtoint ptr %nop to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 41, ptr %nop, align 4
  %45 = load ptr, ptr %arrayidx61, align 4
  %arrayidx109 = getelementptr i32, ptr %45, i32 1
  %46 = ptrtoint ptr %arrayidx109 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx109, align 4
  %add110 = add i32 %47, 169
  %nop115 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 8, i32 3
  %48 = ptrtoint ptr %nop115 to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %add110, ptr %nop115, align 4
  %ring_dec = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 4
  %use_doorbell = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 4, i32 24
  %49 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_store1_noabort(i32 %49)
  store i8 1, ptr %use_doorbell, align 4
  %50 = ptrtoint ptr %14 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %14, align 4
  %shl119 = shl i32 %51, 1
  %52 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %virt, align 8
  %and120 = and i32 %53, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and120)
  %tobool121.not = icmp eq i32 %and120, 0
  %mul = shl nuw i32 %j.1334, 1
  %mul122 = shl i32 %j.1334, 3
  %cond = select i1 %tobool121.not, i32 %mul122, i32 %mul
  %add123 = add i32 %cond, %shl119
  %doorbell_index124 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 4, i32 23
  %54 = ptrtoint ptr %doorbell_index124 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %add123, ptr %doorbell_index124, align 8
  %name = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 4, i32 29
  %call125 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name, ptr noundef nonnull @.str.9, i32 noundef %j.1334)
  %irq129 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 7
  %call130 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %ring_dec, i32 noundef 512, ptr noundef %irq129, i32 noundef 0, i32 noundef 1, ptr noundef null) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call130)
  %tobool131.not = icmp eq i32 %call130, 0
  br i1 %tobool131.not, label %for.cond134.preheader, label %if.end46.cleanup203_crit_edge

if.end46.cleanup203_crit_edge:                    ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

for.cond134.preheader:                            ; preds = %if.end46
  %add158 = or i32 %mul122, 2
  br label %for.cond134

for.cond134:                                      ; preds = %for.body139.for.cond134_crit_edge, %for.cond134.preheader
  %i.1 = phi i32 [ %add154, %for.body139.for.cond134_crit_edge ], [ 0, %for.cond134.preheader ]
  %55 = ptrtoint ptr %num_enc_rings136 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %num_enc_rings136, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.1, i32 %56)
  %cmp137 = icmp ult i32 %i.1, %56
  br i1 %cmp137, label %for.body139, label %for.end178

for.body139:                                      ; preds = %for.cond134
  %call140 = tail call i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef %i.1) #7
  %arrayidx144 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 5, i32 %i.1
  %use_doorbell145 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 5, i32 %i.1, i32 24
  %57 = ptrtoint ptr %use_doorbell145 to i32
  call void @__asan_store1_noabort(i32 %57)
  store i8 1, ptr %use_doorbell145, align 4
  %58 = ptrtoint ptr %14 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %14, align 4
  %shl148 = shl i32 %59, 1
  %60 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %virt, align 8
  %and151 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and151)
  %tobool152.not = icmp eq i32 %and151, 0
  %add154 = add nuw i32 %i.1, 1
  %add156 = add i32 %add154, %mul
  %add160 = add i32 %add158, %i.1
  %cond162 = select i1 %tobool152.not, i32 %add160, i32 %add156
  %add163 = add i32 %cond162, %shl148
  %doorbell_index164 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 5, i32 %i.1, i32 23
  %62 = ptrtoint ptr %doorbell_index164 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %add163, ptr %doorbell_index164, align 8
  %name165 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 5, i32 %i.1, i32 29
  %call167 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name165, ptr noundef nonnull @.str.10, i32 noundef %j.1334, i32 noundef %i.1)
  %call172 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %arrayidx144, i32 noundef 512, ptr noundef %irq129, i32 noundef 0, i32 noundef %call140, ptr noundef null) #7
  %tobool173.not = icmp eq i32 %call172, 0
  br i1 %tobool173.not, label %for.body139.for.cond134_crit_edge, label %for.body139.cleanup203_crit_edge

for.body139.cleanup203_crit_edge:                 ; preds = %for.body139
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

for.body139.for.cond134_crit_edge:                ; preds = %for.body139
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.cond134

for.end178:                                       ; preds = %for.cond134
  call void @__sanitizer_cov_trace_pc() #9
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.1334, i32 15
  %63 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %65 = ptrtoint ptr %64 to i32
  call void @__asan_store4_noabort(i32 %65)
  store volatile i32 65536, ptr %64, align 4
  br label %for.inc185

for.inc185:                                       ; preds = %for.end178, %for.body39.for.inc185_crit_edge
  %inc186 = add nuw nsw i32 %j.1334, 1
  %66 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %66)
  %67 = load i8, ptr %num_vcn_inst, align 1
  %conv36 = zext i8 %67 to i32
  %cmp37 = icmp ult i32 %inc186, %conv36
  br i1 %cmp37, label %for.inc185.for.body39_crit_edge, label %for.inc185.for.end187_crit_edge

for.inc185.for.end187_crit_edge:                  ; preds = %for.inc185
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end187

for.inc185.for.body39_crit_edge:                  ; preds = %for.inc185
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body39

for.end187:                                       ; preds = %for.inc185.for.end187_crit_edge, %for.cond33.preheader.for.end187_crit_edge
  %virt188 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %68 = ptrtoint ptr %virt188 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %virt188, align 8
  %and190 = and i32 %69, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and190)
  %tobool191.not = icmp eq i32 %and190, 0
  br i1 %tobool191.not, label %for.end187.if.end197_crit_edge, label %if.then192

for.end187.if.end197_crit_edge:                   ; preds = %for.end187
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end197

if.then192:                                       ; preds = %for.end187
  %call193 = tail call i32 @amdgpu_virt_alloc_mm_table(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call193)
  %tobool194.not = icmp eq i32 %call193, 0
  br i1 %tobool194.not, label %if.then192.if.end197_crit_edge, label %if.then192.cleanup203_crit_edge

if.then192.cleanup203_crit_edge:                  ; preds = %if.then192
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

if.then192.if.end197_crit_edge:                   ; preds = %if.then192
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end197

if.end197:                                        ; preds = %if.then192.if.end197_crit_edge, %for.end187.if.end197_crit_edge
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %70 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %pg_flags, align 4
  %and198 = and i32 %71, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and198)
  %tobool199.not = icmp eq i32 %and198, 0
  br i1 %tobool199.not, label %if.end197.cleanup203_crit_edge, label %if.then200

if.end197.cleanup203_crit_edge:                   ; preds = %if.end197
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup203

if.then200:                                       ; preds = %if.end197
  call void @__sanitizer_cov_trace_pc() #9
  %pause_dpg_mode = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 14
  %72 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_store4_noabort(i32 %72)
  store ptr @vcn_v2_5_pause_dpg_mode, ptr %pause_dpg_mode, align 8
  br label %cleanup203

cleanup203:                                       ; preds = %if.then200, %if.end197.cleanup203_crit_edge, %if.then192.cleanup203_crit_edge, %for.body139.cleanup203_crit_edge, %if.end46.cleanup203_crit_edge, %if.end28.cleanup203_crit_edge, %for.end24.cleanup203_crit_edge, %for.body12.cleanup203_crit_edge, %if.end.cleanup203_crit_edge
  %retval.4 = phi i32 [ %call25, %for.end24.cleanup203_crit_edge ], [ %call29, %if.end28.cleanup203_crit_edge ], [ %call193, %if.then192.cleanup203_crit_edge ], [ 0, %if.then200 ], [ 0, %if.end197.cleanup203_crit_edge ], [ %call172, %for.body139.cleanup203_crit_edge ], [ %call130, %if.end46.cleanup203_crit_edge ], [ %call18, %for.body12.cleanup203_crit_edge ], [ %call, %if.end.cleanup203_crit_edge ]
  ret i32 %retval.4
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_sw_fini(ptr noundef %handle) #0 align 64 {
entry:
  %idx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %idx) #7
  %0 = ptrtoint ptr %idx to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %idx, align 4, !annotation !130
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %call1 = call zeroext i1 @drm_dev_enter(ptr noundef %ddev.i, ptr noundef nonnull %idx) #7
  br i1 %call1, label %for.cond.preheader, label %entry.if.end6_crit_edge

entry.if.end6_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6

for.cond.preheader:                               ; preds = %entry
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %1 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %2)
  %cmp33.not = icmp eq i8 %2, 0
  br i1 %cmp33.not, label %for.cond.preheader.for.end_crit_edge, label %for.body.lr.ph

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.034 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %3 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.034
  %and = and i32 %4, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.034, i32 15
  %5 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %7)
  store volatile i32 0, ptr %6, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.034, 1
  %8 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %9 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %10 = ptrtoint ptr %idx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %idx, align 4
  call void @drm_dev_exit(i32 noundef %11) #7
  br label %if.end6

if.end6:                                          ; preds = %for.end, %entry.if.end6_crit_edge
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %12 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %virt, align 8
  %and7 = and i32 %13, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %if.end6.if.end10_crit_edge, label %if.then9

if.end6.if.end10_crit_edge:                       ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end10

if.then9:                                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  call void @amdgpu_virt_free_mm_table(ptr noundef %handle) #7
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end6.if.end10_crit_edge
  %call11 = call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool12.not = icmp eq i32 %call11, 0
  br i1 %tobool12.not, label %if.end14, label %if.end10.cleanup_crit_edge

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end14:                                         ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  %call15 = call i32 @amdgpu_vcn_sw_fini(ptr noundef %handle) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end14, %if.end10.cleanup_crit_edge
  %retval.0 = phi i32 [ %call15, %if.end14 ], [ %call11, %if.end10.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %idx) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_hw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %cpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 1
  %2 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %cpu_addr.i, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 1, ptr %3, align 4
  %total_size.i = getelementptr inbounds %struct.mmsch_v1_1_init_header, ptr %3, i32 0, i32 1
  %5 = ptrtoint ptr %total_size.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 8, ptr %total_size.i, align 4
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %6 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %cmp769.not.i = icmp eq i8 %7, 0
  br i1 %cmp769.not.i, label %if.then.for.end.i_crit_edge, label %for.body.lr.ph.i

if.then.for.end.i_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.body.lr.ph.i:                                 ; preds = %if.then
  %add.ptr.i = getelementptr i32, ptr %3, i32 8
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %firmware.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112
  br label %for.body.i

for.body.i:                                       ; preds = %if.end.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %init_table.0773.i = phi ptr [ %add.ptr.i, %for.body.lr.ph.i ], [ %add.ptr293.i, %if.end.i.for.body.i_crit_edge ]
  %i.0772.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %if.end.i.for.body.i_crit_edge ]
  %direct_rd_mod_wt.sroa.0.0771.i = phi i32 [ 3, %for.body.lr.ph.i ], [ %bf.set.i.i, %if.end.i.for.body.i_crit_edge ]
  %direct_wt.sroa.0.0770.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %bf.set.i581.i, %if.end.i.for.body.i_crit_edge ]
  %8 = ptrtoint ptr %total_size.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %total_size.i, align 4
  %arrayidx.i = getelementptr %struct.mmsch_v1_1_init_header, ptr %3, i32 0, i32 2, i32 %i.0772.i
  %table_offset.i = getelementptr %struct.mmsch_v1_1_init_header, ptr %3, i32 0, i32 2, i32 %i.0772.i, i32 1
  %10 = ptrtoint ptr %table_offset.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %table_offset.i, align 4
  %11 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 0, ptr %arrayidx.i, align 4
  %table_size16.i = getelementptr %struct.mmsch_v1_1_init_header, ptr %3, i32 0, i32 2, i32 %i.0772.i, i32 2
  %12 = ptrtoint ptr %table_size16.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 0, ptr %table_size16.i, align 4
  %arrayidx18.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0772.i
  %13 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx19.i = getelementptr i32, ptr %14, i32 1
  %15 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx19.i, align 4
  %add.i = shl i32 %16, 4
  %bf.shl.i.i = add i32 %add.i, 2048
  %bf.clear.i.i = and i32 %direct_rd_mod_wt.sroa.0.0771.i, 15
  %bf.set.i.i = or i32 %bf.shl.i.i, %bf.clear.i.i
  %17 = ptrtoint ptr %init_table.0773.i to i32
  call void @__asan_storeN_noabort(i32 %17, i32 4)
  store i32 %bf.set.i.i, ptr %init_table.0773.i, align 1
  %direct_rd_mod_wt.sroa.8.0.init_table.0.sroa_idx.i = getelementptr inbounds i8, ptr %init_table.0773.i, i32 4
  %18 = ptrtoint ptr %direct_rd_mod_wt.sroa.8.0.init_table.0.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %18, i32 4)
  store i32 4, ptr %direct_rd_mod_wt.sroa.8.0.init_table.0.sroa_idx.i, align 1
  %direct_rd_mod_wt.sroa.9.0.init_table.0.sroa_idx.i = getelementptr inbounds i8, ptr %init_table.0773.i, i32 8
  %19 = ptrtoint ptr %direct_rd_mod_wt.sroa.9.0.init_table.0.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %19, i32 4)
  store i32 -5, ptr %direct_rd_mod_wt.sroa.9.0.init_table.0.sroa_idx.i, align 1
  %add.ptr20.i = getelementptr i32, ptr %init_table.0773.i, i32 3
  %20 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %fw.i, align 8
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %21, align 4
  %add25.i = add i32 %23, 4099
  %and.i = and i32 %add25.i, -4096
  %24 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %25)
  %cmp26.i = icmp eq i32 %25, 2
  %26 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx31.i = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx31.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx31.i, align 4
  br i1 %cmp26.i, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %add34.i = add nuw nsw i32 %i.0772.i, 28
  %tmr_mc_addr_lo.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add34.i, i32 5
  %30 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  %add32.i = shl i32 %29, 4
  %bf.shl.i479.i = add i32 %add32.i, 17344
  %bf.clear.i480.i = and i32 %direct_wt.sroa.0.0770.i, 15
  %bf.set.i481.i = or i32 %bf.shl.i479.i, %bf.clear.i480.i
  %direct_wt.sroa.67.0.insert.ext.i = zext i32 %31 to i64
  %direct_wt.sroa.0.0.insert.ext.i = zext i32 %bf.set.i481.i to i64
  %direct_wt.sroa.0.0.insert.shift.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext.i, 32
  %direct_wt.sroa.0.0.insert.insert.i = or i64 %direct_wt.sroa.0.0.insert.shift.i, %direct_wt.sroa.67.0.insert.ext.i
  %32 = ptrtoint ptr %add.ptr20.i to i32
  call void @__asan_storeN_noabort(i32 %32, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert.i, ptr %add.ptr20.i, align 1
  %add.ptr36.i = getelementptr i32, ptr %init_table.0773.i, i32 5
  %33 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx41.i = getelementptr i32, ptr %34, i32 1
  %35 = ptrtoint ptr %arrayidx41.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx41.i, align 4
  %tmr_mc_addr_hi.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add34.i, i32 6
  %37 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  %add42.i = shl i32 %36, 4
  %bf.shl.i483.i = add i32 %add42.i, 17360
  %bf.set.i485.i = or i32 %bf.shl.i483.i, %bf.clear.i480.i
  %direct_wt.sroa.67.0.insert.ext689.i = zext i32 %38 to i64
  %direct_wt.sroa.0.0.insert.ext589.i = zext i32 %bf.set.i485.i to i64
  %direct_wt.sroa.0.0.insert.shift590.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext589.i, 32
  %direct_wt.sroa.0.0.insert.insert592.i = or i64 %direct_wt.sroa.0.0.insert.shift590.i, %direct_wt.sroa.67.0.insert.ext689.i
  %39 = ptrtoint ptr %add.ptr36.i to i32
  call void @__asan_storeN_noabort(i32 %39, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert592.i, ptr %add.ptr36.i, align 1
  %40 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx52.i = getelementptr i32, ptr %40, i32 1
  %41 = ptrtoint ptr %arrayidx52.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx52.i, align 4
  %add53.i = shl i32 %42, 4
  %bf.shl.i488.i = add i32 %add53.i, 5120
  %bf.set.i490.i = or i32 %bf.shl.i488.i, %bf.clear.i480.i
  %direct_wt.sroa.0.0.insert.ext594.i = zext i32 %bf.set.i490.i to i64
  %direct_wt.sroa.0.0.insert.shift595.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext594.i, 32
  br label %if.end.i

if.else.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 2
  %43 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %gpu_addr.i, align 8
  %add60.i = shl i32 %29, 4
  %bf.shl.i493.i = add i32 %add60.i, 17344
  %bf.clear.i494.i = and i32 %direct_wt.sroa.0.0770.i, 15
  %bf.set.i495.i = or i32 %bf.shl.i493.i, %bf.clear.i494.i
  %direct_wt.sroa.67.0.insert.ext697.i = and i64 %44, 4294967295
  %direct_wt.sroa.0.0.insert.ext599.i = zext i32 %bf.set.i495.i to i64
  %direct_wt.sroa.0.0.insert.shift600.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext599.i, 32
  %direct_wt.sroa.0.0.insert.insert602.i = or i64 %direct_wt.sroa.67.0.insert.ext697.i, %direct_wt.sroa.0.0.insert.shift600.i
  %45 = ptrtoint ptr %add.ptr20.i to i32
  call void @__asan_storeN_noabort(i32 %45, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert602.i, ptr %add.ptr20.i, align 1
  %add.ptr65.i = getelementptr i32, ptr %init_table.0773.i, i32 5
  %46 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx70.i = getelementptr i32, ptr %47, i32 1
  %48 = ptrtoint ptr %arrayidx70.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx70.i, align 4
  %50 = load i64, ptr %gpu_addr.i, align 8
  %add71.i = shl i32 %49, 4
  %bf.shl.i498.i = add i32 %add71.i, 17360
  %bf.set.i500.i = or i32 %bf.shl.i498.i, %bf.clear.i494.i
  %direct_wt.sroa.0.0.insert.ext604.i = zext i32 %bf.set.i500.i to i64
  %direct_wt.sroa.0.0.insert.insert607.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext604.i, i64 %50, i64 32) #7
  %51 = ptrtoint ptr %add.ptr65.i to i32
  call void @__asan_storeN_noabort(i32 %51, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert607.i, ptr %add.ptr65.i, align 1
  %52 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx83.i = getelementptr i32, ptr %53, i32 1
  %54 = ptrtoint ptr %arrayidx83.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx83.i, align 4
  %add84.i = shl i32 %55, 4
  %bf.shl.i503.i = add i32 %add84.i, 5120
  %bf.set.i505.i = or i32 %bf.shl.i503.i, %bf.clear.i494.i
  %direct_wt.sroa.0.0.insert.ext609.i = zext i32 %bf.set.i505.i to i64
  %direct_wt.sroa.0.0.insert.shift610.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext609.i, 32
  %direct_wt.sroa.0.0.insert.insert612.i = or i64 %direct_wt.sroa.0.0.insert.shift610.i, 32
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %direct_wt.sroa.0.0.insert.insert612.sink.i = phi i64 [ %direct_wt.sroa.0.0.insert.shift595.i, %if.then.i ], [ %direct_wt.sroa.0.0.insert.insert612.i, %if.else.i ]
  %direct_wt.sroa.0.1.i = phi i32 [ %bf.set.i490.i, %if.then.i ], [ %bf.set.i505.i, %if.else.i ]
  %offset.0.i = phi i32 [ 0, %if.then.i ], [ %and.i, %if.else.i ]
  %56 = getelementptr i32, ptr %init_table.0773.i, i32 7
  %57 = ptrtoint ptr %56 to i32
  call void @__asan_storeN_noabort(i32 %57, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert612.sink.i, ptr %56, align 1
  %init_table.1.i = getelementptr i32, ptr %init_table.0773.i, i32 9
  %58 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx90.i = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx90.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx90.i, align 4
  %add91.i = shl i32 %61, 4
  %bf.shl.i508.i = add i32 %add91.i, 5136
  %bf.clear.i509.i = and i32 %direct_wt.sroa.0.1.i, 15
  %bf.set.i510.i = or i32 %bf.shl.i508.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext709.i = zext i32 %and.i to i64
  %direct_wt.sroa.0.0.insert.ext614.i = zext i32 %bf.set.i510.i to i64
  %direct_wt.sroa.0.0.insert.shift615.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext614.i, 32
  %direct_wt.sroa.0.0.insert.insert617.i = or i64 %direct_wt.sroa.0.0.insert.shift615.i, %direct_wt.sroa.67.0.insert.ext709.i
  %62 = ptrtoint ptr %init_table.1.i to i32
  call void @__asan_storeN_noabort(i32 %62, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert617.i, ptr %init_table.1.i, align 1
  %add.ptr92.i = getelementptr i32, ptr %init_table.0773.i, i32 11
  %63 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx97.i = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx97.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx97.i, align 4
  %gpu_addr102.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 2
  %66 = ptrtoint ptr %gpu_addr102.i to i32
  call void @__asan_load8_noabort(i32 %66)
  %67 = load i64, ptr %gpu_addr102.i, align 8
  %conv103.i = zext i32 %offset.0.i to i64
  %68 = trunc i64 %67 to i32
  %conv106.i = add i32 %offset.0.i, %68
  %add98.i = shl i32 %65, 4
  %bf.shl.i513.i = add i32 %add98.i, 18048
  %bf.set.i515.i = or i32 %bf.shl.i513.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext713.i = zext i32 %conv106.i to i64
  %direct_wt.sroa.0.0.insert.ext619.i = zext i32 %bf.set.i515.i to i64
  %direct_wt.sroa.0.0.insert.shift620.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext619.i, 32
  %direct_wt.sroa.0.0.insert.insert622.i = or i64 %direct_wt.sroa.0.0.insert.shift620.i, %direct_wt.sroa.67.0.insert.ext713.i
  %69 = ptrtoint ptr %add.ptr92.i to i32
  call void @__asan_storeN_noabort(i32 %69, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert622.i, ptr %add.ptr92.i, align 1
  %add.ptr107.i = getelementptr i32, ptr %init_table.0773.i, i32 13
  %70 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx112.i = getelementptr i32, ptr %70, i32 1
  %71 = ptrtoint ptr %arrayidx112.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %arrayidx112.i, align 4
  %73 = load i64, ptr %gpu_addr102.i, align 8
  %add119.i = add i64 %73, %conv103.i
  %add113.i = shl i32 %72, 4
  %bf.shl.i518.i = add i32 %add113.i, 18064
  %bf.set.i520.i = or i32 %bf.shl.i518.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext624.i = zext i32 %bf.set.i520.i to i64
  %direct_wt.sroa.0.0.insert.insert627.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext624.i, i64 %add119.i, i64 32) #7
  %74 = ptrtoint ptr %add.ptr107.i to i32
  call void @__asan_storeN_noabort(i32 %74, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert627.i, ptr %add.ptr107.i, align 1
  %add.ptr123.i = getelementptr i32, ptr %init_table.0773.i, i32 15
  %75 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx128.i = getelementptr i32, ptr %76, i32 1
  %77 = ptrtoint ptr %arrayidx128.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %arrayidx128.i, align 4
  %add129.i = shl i32 %78, 4
  %bf.shl.i523.i = add i32 %add129.i, 5152
  %bf.set.i525.i = or i32 %bf.shl.i523.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext629.i = zext i32 %bf.set.i525.i to i64
  %direct_wt.sroa.0.0.insert.shift630.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext629.i, 32
  %79 = ptrtoint ptr %add.ptr123.i to i32
  call void @__asan_storeN_noabort(i32 %79, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift630.i, ptr %add.ptr123.i, align 1
  %add.ptr130.i = getelementptr i32, ptr %init_table.0773.i, i32 17
  %80 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx135.i = getelementptr i32, ptr %80, i32 1
  %81 = ptrtoint ptr %arrayidx135.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %arrayidx135.i, align 4
  %add136.i = shl i32 %82, 4
  %bf.shl.i528.i = add i32 %add136.i, 5168
  %bf.set.i530.i = or i32 %bf.shl.i528.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext634.i = zext i32 %bf.set.i530.i to i64
  %direct_wt.sroa.0.0.insert.shift635.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext634.i, 32
  %direct_wt.sroa.0.0.insert.insert637.i = or i64 %direct_wt.sroa.0.0.insert.shift635.i, 131072
  %83 = ptrtoint ptr %add.ptr130.i to i32
  call void @__asan_storeN_noabort(i32 %83, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert637.i, ptr %add.ptr130.i, align 1
  %add.ptr137.i = getelementptr i32, ptr %init_table.0773.i, i32 19
  %84 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx142.i = getelementptr i32, ptr %84, i32 1
  %85 = ptrtoint ptr %arrayidx142.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %arrayidx142.i, align 4
  %87 = ptrtoint ptr %gpu_addr102.i to i32
  call void @__asan_load8_noabort(i32 %87)
  %88 = load i64, ptr %gpu_addr102.i, align 8
  %89 = trunc i64 %88 to i32
  %90 = add i32 %offset.0.i, 131072
  %conv152.i = add i32 %90, %89
  %add143.i = shl i32 %86, 4
  %bf.shl.i533.i = add i32 %add143.i, 18112
  %bf.set.i535.i = or i32 %bf.shl.i533.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext729.i = zext i32 %conv152.i to i64
  %direct_wt.sroa.0.0.insert.ext639.i = zext i32 %bf.set.i535.i to i64
  %direct_wt.sroa.0.0.insert.shift640.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext639.i, 32
  %direct_wt.sroa.0.0.insert.insert642.i = or i64 %direct_wt.sroa.0.0.insert.shift640.i, %direct_wt.sroa.67.0.insert.ext729.i
  %91 = ptrtoint ptr %add.ptr137.i to i32
  call void @__asan_storeN_noabort(i32 %91, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert642.i, ptr %add.ptr137.i, align 1
  %add.ptr153.i = getelementptr i32, ptr %init_table.0773.i, i32 21
  %92 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx158.i = getelementptr i32, ptr %92, i32 1
  %93 = ptrtoint ptr %arrayidx158.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx158.i, align 4
  %95 = load i64, ptr %gpu_addr102.i, align 8
  %add165.i = add nuw nsw i64 %conv103.i, 131072
  %add166.i = add i64 %add165.i, %95
  %add159.i = shl i32 %94, 4
  %bf.shl.i538.i = add i32 %add159.i, 18128
  %bf.set.i540.i = or i32 %bf.shl.i538.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext644.i = zext i32 %bf.set.i540.i to i64
  %direct_wt.sroa.0.0.insert.insert647.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext644.i, i64 %add166.i, i64 32) #7
  %96 = ptrtoint ptr %add.ptr153.i to i32
  call void @__asan_storeN_noabort(i32 %96, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert647.i, ptr %add.ptr153.i, align 1
  %add.ptr170.i = getelementptr i32, ptr %init_table.0773.i, i32 23
  %97 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx175.i = getelementptr i32, ptr %98, i32 1
  %99 = ptrtoint ptr %arrayidx175.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %arrayidx175.i, align 4
  %add176.i = shl i32 %100, 4
  %bf.shl.i543.i = add i32 %add176.i, 5184
  %bf.set.i545.i = or i32 %bf.shl.i543.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext649.i = zext i32 %bf.set.i545.i to i64
  %direct_wt.sroa.0.0.insert.shift650.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext649.i, 32
  %101 = ptrtoint ptr %add.ptr170.i to i32
  call void @__asan_storeN_noabort(i32 %101, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift650.i, ptr %add.ptr170.i, align 1
  %add.ptr177.i = getelementptr i32, ptr %init_table.0773.i, i32 25
  %102 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx182.i = getelementptr i32, ptr %102, i32 1
  %103 = ptrtoint ptr %arrayidx182.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx182.i, align 4
  %add183.i = shl i32 %104, 4
  %bf.shl.i548.i = add i32 %add183.i, 5200
  %bf.set.i550.i = or i32 %bf.shl.i548.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext654.i = zext i32 %bf.set.i550.i to i64
  %direct_wt.sroa.0.0.insert.shift655.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext654.i, 32
  %direct_wt.sroa.0.0.insert.insert657.i = or i64 %direct_wt.sroa.0.0.insert.shift655.i, 524288
  %105 = ptrtoint ptr %add.ptr177.i to i32
  call void @__asan_storeN_noabort(i32 %105, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert657.i, ptr %add.ptr177.i, align 1
  %add.ptr184.i = getelementptr i32, ptr %init_table.0773.i, i32 27
  %ring_enc.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 5
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %106 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %106)
  store i64 0, ptr %wptr.i, align 8
  %107 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx193.i = getelementptr i32, ptr %107, i32 1
  %108 = ptrtoint ptr %arrayidx193.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %arrayidx193.i, align 4
  %gpu_addr195.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %110 = ptrtoint ptr %gpu_addr195.i to i32
  call void @__asan_load8_noabort(i32 %110)
  %111 = load i64, ptr %gpu_addr195.i, align 8
  %add194.i = shl i32 %109, 4
  %bf.shl.i553.i = add i32 %add194.i, 2720
  %bf.set.i555.i = or i32 %bf.shl.i553.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext745.i = and i64 %111, 4294967295
  %direct_wt.sroa.0.0.insert.ext659.i = zext i32 %bf.set.i555.i to i64
  %direct_wt.sroa.0.0.insert.shift660.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext659.i, 32
  %direct_wt.sroa.0.0.insert.insert662.i = or i64 %direct_wt.sroa.0.0.insert.shift660.i, %direct_wt.sroa.67.0.insert.ext745.i
  %112 = ptrtoint ptr %add.ptr184.i to i32
  call void @__asan_storeN_noabort(i32 %112, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert662.i, ptr %add.ptr184.i, align 1
  %add.ptr198.i = getelementptr i32, ptr %init_table.0773.i, i32 29
  %113 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx203.i = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx203.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx203.i, align 4
  %116 = load i64, ptr %gpu_addr195.i, align 8
  %add204.i = shl i32 %115, 4
  %bf.shl.i558.i = add i32 %add204.i, 2736
  %bf.set.i560.i = or i32 %bf.shl.i558.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext664.i = zext i32 %bf.set.i560.i to i64
  %direct_wt.sroa.0.0.insert.insert667.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext664.i, i64 %116, i64 32) #7
  %117 = ptrtoint ptr %add.ptr198.i to i32
  call void @__asan_storeN_noabort(i32 %117, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert667.i, ptr %add.ptr198.i, align 1
  %add.ptr209.i = getelementptr i32, ptr %init_table.0773.i, i32 31
  %118 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx214.i = getelementptr i32, ptr %119, i32 1
  %120 = ptrtoint ptr %arrayidx214.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %arrayidx214.i, align 4
  %ring_size.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 9
  %122 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %ring_size.i, align 8
  %div477.i = lshr i32 %123, 2
  %add215.i = shl i32 %121, 4
  %bf.shl.i563.i = add i32 %add215.i, 2752
  %bf.set.i565.i = or i32 %bf.shl.i563.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext753.i = zext i32 %div477.i to i64
  %direct_wt.sroa.0.0.insert.ext669.i = zext i32 %bf.set.i565.i to i64
  %direct_wt.sroa.0.0.insert.shift670.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext669.i, 32
  %direct_wt.sroa.0.0.insert.insert672.i = or i64 %direct_wt.sroa.0.0.insert.shift670.i, %direct_wt.sroa.67.0.insert.ext753.i
  %124 = ptrtoint ptr %add.ptr209.i to i32
  call void @__asan_storeN_noabort(i32 %124, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert672.i, ptr %add.ptr209.i, align 1
  %add.ptr216.i = getelementptr i32, ptr %init_table.0773.i, i32 33
  %wptr221.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 4, i32 7
  %125 = ptrtoint ptr %wptr221.i to i32
  call void @__asan_store8_noabort(i32 %125)
  store i64 0, ptr %wptr221.i, align 8
  %126 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx225.i = getelementptr i32, ptr %126, i32 1
  %127 = ptrtoint ptr %arrayidx225.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %arrayidx225.i, align 4
  %gpu_addr227.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 4, i32 12
  %129 = ptrtoint ptr %gpu_addr227.i to i32
  call void @__asan_load8_noabort(i32 %129)
  %130 = load i64, ptr %gpu_addr227.i, align 8
  %add226.i = shl i32 %128, 4
  %bf.shl.i568.i = add i32 %add226.i, 17184
  %bf.set.i570.i = or i32 %bf.shl.i568.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext757.i = and i64 %130, 4294967295
  %direct_wt.sroa.0.0.insert.ext674.i = zext i32 %bf.set.i570.i to i64
  %direct_wt.sroa.0.0.insert.shift675.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext674.i, 32
  %direct_wt.sroa.0.0.insert.insert677.i = or i64 %direct_wt.sroa.0.0.insert.shift675.i, %direct_wt.sroa.67.0.insert.ext757.i
  %131 = ptrtoint ptr %add.ptr216.i to i32
  call void @__asan_storeN_noabort(i32 %131, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert677.i, ptr %add.ptr216.i, align 1
  %add.ptr230.i = getelementptr i32, ptr %init_table.0773.i, i32 35
  %132 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx235.i = getelementptr i32, ptr %132, i32 1
  %133 = ptrtoint ptr %arrayidx235.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %arrayidx235.i, align 4
  %135 = load i64, ptr %gpu_addr227.i, align 8
  %add236.i = shl i32 %134, 4
  %bf.shl.i573.i = add i32 %add236.i, 17200
  %bf.set.i575.i = or i32 %bf.shl.i573.i, %bf.clear.i509.i
  %direct_wt.sroa.0.0.insert.ext679.i = zext i32 %bf.set.i575.i to i64
  %direct_wt.sroa.0.0.insert.insert682.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext679.i, i64 %135, i64 32) #7
  %136 = ptrtoint ptr %add.ptr230.i to i32
  call void @__asan_storeN_noabort(i32 %136, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert682.i, ptr %add.ptr230.i, align 1
  %add.ptr241.i = getelementptr i32, ptr %init_table.0773.i, i32 37
  %ring_size243.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0772.i, i32 4, i32 9
  %137 = ptrtoint ptr %ring_size243.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %ring_size243.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %138)
  %cmp.i.i = icmp ugt i32 %138, 1
  %sub.i577.i = add i32 %138, -1
  %139 = tail call i32 @llvm.ctlz.i32(i32 %sub.i577.i, i1 false) #7, !range !131
  %add.i.i = sub nsw i32 0, %139
  %add.i.i.op = and i32 %add.i.i, 31
  %add.i.i.op.op = or i32 %add.i.i.op, 285278464
  %or284.i = select i1 %cmp.i.i, i32 %add.i.i.op.op, i32 285278464
  %140 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx18.i, align 4
  %arrayidx288.i = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx288.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx288.i, align 4
  %add289.i = shl i32 %143, 4
  %bf.shl.i579.i = add i32 %add289.i, 11744
  %bf.set.i581.i = or i32 %bf.shl.i579.i, %bf.clear.i509.i
  %direct_wt.sroa.67.0.insert.ext765.i = zext i32 %or284.i to i64
  %direct_wt.sroa.0.0.insert.ext684.i = zext i32 %bf.set.i581.i to i64
  %direct_wt.sroa.0.0.insert.shift685.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext684.i, 32
  %direct_wt.sroa.0.0.insert.insert687.i = or i64 %direct_wt.sroa.0.0.insert.shift685.i, %direct_wt.sroa.67.0.insert.ext765.i
  %144 = ptrtoint ptr %add.ptr241.i to i32
  call void @__asan_storeN_noabort(i32 %144, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert687.i, ptr %add.ptr241.i, align 1
  %add.ptr290.i = getelementptr i32, ptr %init_table.0773.i, i32 39
  %145 = ptrtoint ptr %add.ptr290.i to i32
  call void @__asan_storeN_noabort(i32 %145, i32 4)
  store i32 15, ptr %add.ptr290.i, align 1
  %add.ptr293.i = getelementptr i32, ptr %init_table.0773.i, i32 40
  %146 = ptrtoint ptr %table_size16.i to i32
  call void @__asan_store4_noabort(i32 %146)
  store i32 40, ptr %table_size16.i, align 4
  %147 = ptrtoint ptr %total_size.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %total_size.i, align 4
  %add298.i = add i32 %148, 40
  store i32 %add298.i, ptr %total_size.i, align 4
  %inc.i = add nuw nsw i32 %i.0772.i, 1
  %149 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %149)
  %150 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %150 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %if.end.i.for.body.i_crit_edge, label %if.end.i.for.end.i_crit_edge

if.end.i.for.end.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.end.i:                                        ; preds = %if.end.i.for.end.i_crit_edge, %if.then.for.end.i_crit_edge
  %gpu_addr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 2
  %151 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %151)
  %152 = load i64, ptr %gpu_addr.i.i, align 8
  %153 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %cpu_addr.i, align 4
  %total_size.i.i = getelementptr inbounds %struct.mmsch_v1_1_init_header, ptr %154, i32 0, i32 1
  %155 = ptrtoint ptr %total_size.i.i to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %total_size.i.i, align 4
  %157 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %virt, align 8
  %and.i.i = and i32 %158, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %for.end.i.cond.false.i585.i_crit_edge, label %land.lhs.true.i.i

for.end.i.cond.false.i585.i_crit_edge:            ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i585.i

land.lhs.true.i.i:                                ; preds = %for.end.i
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %159 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %funcs.i.i, align 4
  %tobool1.not.i.i = icmp eq ptr %160, null
  br i1 %tobool1.not.i.i, label %land.lhs.true.i.i.cond.false.i585.i_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i.cond.false.i585.i_crit_edge:    ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i585.i

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i
  %sriov_wreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %160, i32 0, i32 12
  %161 = ptrtoint ptr %sriov_wreg.i.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %sriov_wreg.i.i, align 4
  %tobool6.not.i.i = icmp eq ptr %162, null
  br i1 %tobool6.not.i.i, label %land.lhs.true2.i.i.cond.false.i585.i_crit_edge, label %cond.true.i584.i

land.lhs.true2.i.i.cond.false.i585.i_crit_edge:   ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i585.i

cond.true.i584.i:                                 ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %163 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %arrayidx.i.i, align 8
  %165 = ptrtoint ptr %164 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load i32, ptr %164, align 4
  %add.i583.i = add i32 %166, 12
  %conv.i.i = trunc i64 %152 to i32
  tail call void %162(ptr noundef %handle, i32 noundef %add.i583.i, i32 noundef %conv.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i585.i:                                ; preds = %land.lhs.true2.i.i.cond.false.i585.i_crit_edge, %land.lhs.true.i.i.cond.false.i585.i_crit_edge, %for.end.i.cond.false.i585.i_crit_edge
  %arrayidx15.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %167 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %arrayidx15.i.i, align 8
  %169 = ptrtoint ptr %168 to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %168, align 4
  %add18.i.i = add i32 %170, 12
  %conv20.i.i = trunc i64 %152 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add18.i.i, i32 noundef %conv20.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i585.i, %cond.true.i584.i
  %171 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %virt, align 8
  %and23.i.i = and i32 %172, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and23.i.i)
  %tobool24.not.i.i = icmp eq i32 %and23.i.i, 0
  br i1 %tobool24.not.i.i, label %cond.end.i.i.cond.false48.i.i_crit_edge, label %land.lhs.true25.i.i

cond.end.i.i.cond.false48.i.i_crit_edge:          ; preds = %cond.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48.i.i

land.lhs.true25.i.i:                              ; preds = %cond.end.i.i
  %funcs28.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %173 = ptrtoint ptr %funcs28.i.i to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %funcs28.i.i, align 4
  %tobool29.not.i.i = icmp eq ptr %174, null
  br i1 %tobool29.not.i.i, label %land.lhs.true25.i.i.cond.false48.i.i_crit_edge, label %land.lhs.true30.i.i

land.lhs.true25.i.i.cond.false48.i.i_crit_edge:   ; preds = %land.lhs.true25.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48.i.i

land.lhs.true30.i.i:                              ; preds = %land.lhs.true25.i.i
  %sriov_wreg34.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %174, i32 0, i32 12
  %175 = ptrtoint ptr %sriov_wreg34.i.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %sriov_wreg34.i.i, align 4
  %tobool35.not.i.i = icmp eq ptr %176, null
  br i1 %tobool35.not.i.i, label %land.lhs.true30.i.i.cond.false48.i.i_crit_edge, label %cond.true36.i.i

land.lhs.true30.i.i.cond.false48.i.i_crit_edge:   ; preds = %land.lhs.true30.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48.i.i

cond.true36.i.i:                                  ; preds = %land.lhs.true30.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %177 = ptrtoint ptr %arrayidx42.i.i to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load ptr, ptr %arrayidx42.i.i, align 8
  %179 = ptrtoint ptr %178 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %178, align 4
  %add45.i.i = add i32 %180, 13
  %shr.i.i = lshr i64 %152, 32
  %conv47.i.i = trunc i64 %shr.i.i to i32
  tail call void %176(ptr noundef %handle, i32 noundef %add45.i.i, i32 noundef %conv47.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end57.i.i

cond.false48.i.i:                                 ; preds = %land.lhs.true30.i.i.cond.false48.i.i_crit_edge, %land.lhs.true25.i.i.cond.false48.i.i_crit_edge, %cond.end.i.i.cond.false48.i.i_crit_edge
  %arrayidx50.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %181 = ptrtoint ptr %arrayidx50.i.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %arrayidx50.i.i, align 8
  %183 = ptrtoint ptr %182 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %182, align 4
  %add53.i.i = add i32 %184, 13
  %shr54.i.i = lshr i64 %152, 32
  %conv56.i.i = trunc i64 %shr54.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add53.i.i, i32 noundef %conv56.i.i, i32 noundef 0) #7
  br label %cond.end57.i.i

cond.end57.i.i:                                   ; preds = %cond.false48.i.i, %cond.true36.i.i
  %185 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %virt, align 8
  %and60.i.i = and i32 %186, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and60.i.i)
  %tobool61.not.i.i = icmp eq i32 %and60.i.i, 0
  br i1 %tobool61.not.i.i, label %cond.end57.i.i.cond.false82.i.i_crit_edge, label %land.lhs.true62.i.i

cond.end57.i.i.cond.false82.i.i_crit_edge:        ; preds = %cond.end57.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82.i.i

land.lhs.true62.i.i:                              ; preds = %cond.end57.i.i
  %funcs65.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %187 = ptrtoint ptr %funcs65.i.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %funcs65.i.i, align 4
  %tobool66.not.i.i = icmp eq ptr %188, null
  br i1 %tobool66.not.i.i, label %land.lhs.true62.i.i.cond.false82.i.i_crit_edge, label %land.lhs.true67.i.i

land.lhs.true62.i.i.cond.false82.i.i_crit_edge:   ; preds = %land.lhs.true62.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82.i.i

land.lhs.true67.i.i:                              ; preds = %land.lhs.true62.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %188, i32 0, i32 13
  %189 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool71.not.i.i = icmp eq ptr %190, null
  br i1 %tobool71.not.i.i, label %land.lhs.true67.i.i.cond.false82.i.i_crit_edge, label %cond.true72.i.i

land.lhs.true67.i.i.cond.false82.i.i_crit_edge:   ; preds = %land.lhs.true67.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82.i.i

cond.true72.i.i:                                  ; preds = %land.lhs.true67.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx78.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %191 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %arrayidx78.i.i, align 8
  %193 = ptrtoint ptr %192 to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load i32, ptr %192, align 4
  %add81.i.i = add i32 %194, 11
  %call.i.i = tail call i32 %190(ptr noundef %handle, i32 noundef %add81.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end89.i.i

cond.false82.i.i:                                 ; preds = %land.lhs.true67.i.i.cond.false82.i.i_crit_edge, %land.lhs.true62.i.i.cond.false82.i.i_crit_edge, %cond.end57.i.i.cond.false82.i.i_crit_edge
  %arrayidx84.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %195 = ptrtoint ptr %arrayidx84.i.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %arrayidx84.i.i, align 8
  %197 = ptrtoint ptr %196 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %196, align 4
  %add87.i.i = add i32 %198, 11
  %call88.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add87.i.i, i32 noundef 0) #7
  br label %cond.end89.i.i

cond.end89.i.i:                                   ; preds = %cond.false82.i.i, %cond.true72.i.i
  %cond.i.i = phi i32 [ %call.i.i, %cond.true72.i.i ], [ %call88.i.i, %cond.false82.i.i ]
  %and90.i.i = and i32 %cond.i.i, -32
  %199 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %virt, align 8
  %and93.i.i = and i32 %200, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93.i.i)
  %tobool94.not.i.i = icmp eq i32 %and93.i.i, 0
  br i1 %tobool94.not.i.i, label %cond.end89.i.i.cond.false116.i.i_crit_edge, label %land.lhs.true95.i.i

cond.end89.i.i.cond.false116.i.i_crit_edge:       ; preds = %cond.end89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116.i.i

land.lhs.true95.i.i:                              ; preds = %cond.end89.i.i
  %funcs98.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %201 = ptrtoint ptr %funcs98.i.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %funcs98.i.i, align 4
  %tobool99.not.i.i = icmp eq ptr %202, null
  br i1 %tobool99.not.i.i, label %land.lhs.true95.i.i.cond.false116.i.i_crit_edge, label %land.lhs.true100.i.i

land.lhs.true95.i.i.cond.false116.i.i_crit_edge:  ; preds = %land.lhs.true95.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116.i.i

land.lhs.true100.i.i:                             ; preds = %land.lhs.true95.i.i
  %sriov_wreg104.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %202, i32 0, i32 12
  %203 = ptrtoint ptr %sriov_wreg104.i.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load ptr, ptr %sriov_wreg104.i.i, align 4
  %tobool105.not.i.i = icmp eq ptr %204, null
  br i1 %tobool105.not.i.i, label %land.lhs.true100.i.i.cond.false116.i.i_crit_edge, label %cond.true106.i.i

land.lhs.true100.i.i.cond.false116.i.i_crit_edge: ; preds = %land.lhs.true100.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116.i.i

cond.true106.i.i:                                 ; preds = %land.lhs.true100.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx112.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %205 = ptrtoint ptr %arrayidx112.i.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %arrayidx112.i.i, align 8
  %207 = ptrtoint ptr %206 to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %206, align 4
  %add115.i.i = add i32 %208, 11
  tail call void %204(ptr noundef %handle, i32 noundef %add115.i.i, i32 noundef %and90.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end122.i.i

cond.false116.i.i:                                ; preds = %land.lhs.true100.i.i.cond.false116.i.i_crit_edge, %land.lhs.true95.i.i.cond.false116.i.i_crit_edge, %cond.end89.i.i.cond.false116.i.i_crit_edge
  %arrayidx118.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %209 = ptrtoint ptr %arrayidx118.i.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %arrayidx118.i.i, align 8
  %211 = ptrtoint ptr %210 to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %210, align 4
  %add121.i.i = add i32 %212, 11
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add121.i.i, i32 noundef %and90.i.i, i32 noundef 0) #7
  br label %cond.end122.i.i

cond.end122.i.i:                                  ; preds = %cond.false116.i.i, %cond.true106.i.i
  %213 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %virt, align 8
  %and125.i.i = and i32 %214, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and125.i.i)
  %tobool126.not.i.i = icmp eq i32 %and125.i.i, 0
  br i1 %tobool126.not.i.i, label %cond.end122.i.i.cond.false148.i.i_crit_edge, label %land.lhs.true127.i.i

cond.end122.i.i.cond.false148.i.i_crit_edge:      ; preds = %cond.end122.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false148.i.i

land.lhs.true127.i.i:                             ; preds = %cond.end122.i.i
  %funcs130.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %215 = ptrtoint ptr %funcs130.i.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %funcs130.i.i, align 4
  %tobool131.not.i.i = icmp eq ptr %216, null
  br i1 %tobool131.not.i.i, label %land.lhs.true127.i.i.cond.false148.i.i_crit_edge, label %land.lhs.true132.i.i

land.lhs.true127.i.i.cond.false148.i.i_crit_edge: ; preds = %land.lhs.true127.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false148.i.i

land.lhs.true132.i.i:                             ; preds = %land.lhs.true127.i.i
  %sriov_wreg136.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %216, i32 0, i32 12
  %217 = ptrtoint ptr %sriov_wreg136.i.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %sriov_wreg136.i.i, align 4
  %tobool137.not.i.i = icmp eq ptr %218, null
  br i1 %tobool137.not.i.i, label %land.lhs.true132.i.i.cond.false148.i.i_crit_edge, label %cond.true138.i.i

land.lhs.true132.i.i.cond.false148.i.i_crit_edge: ; preds = %land.lhs.true132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false148.i.i

cond.true138.i.i:                                 ; preds = %land.lhs.true132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx144.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %219 = ptrtoint ptr %arrayidx144.i.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx144.i.i, align 8
  %221 = ptrtoint ptr %220 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %220, align 4
  %add147.i.i = add i32 %222, 14
  tail call void %218(ptr noundef %handle, i32 noundef %add147.i.i, i32 noundef %156, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end154.i.i

cond.false148.i.i:                                ; preds = %land.lhs.true132.i.i.cond.false148.i.i_crit_edge, %land.lhs.true127.i.i.cond.false148.i.i_crit_edge, %cond.end122.i.i.cond.false148.i.i_crit_edge
  %arrayidx150.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %223 = ptrtoint ptr %arrayidx150.i.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %arrayidx150.i.i, align 8
  %225 = ptrtoint ptr %224 to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %224, align 4
  %add153.i.i = add i32 %226, 14
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add153.i.i, i32 noundef %156, i32 noundef 0) #7
  br label %cond.end154.i.i

cond.end154.i.i:                                  ; preds = %cond.false148.i.i, %cond.true138.i.i
  %227 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load i32, ptr %virt, align 8
  %and157.i.i = and i32 %228, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and157.i.i)
  %tobool158.not.i.i = icmp eq i32 %and157.i.i, 0
  br i1 %tobool158.not.i.i, label %cond.end154.i.i.cond.false180.i.i_crit_edge, label %land.lhs.true159.i.i

cond.end154.i.i.cond.false180.i.i_crit_edge:      ; preds = %cond.end154.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false180.i.i

land.lhs.true159.i.i:                             ; preds = %cond.end154.i.i
  %funcs162.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %229 = ptrtoint ptr %funcs162.i.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %funcs162.i.i, align 4
  %tobool163.not.i.i = icmp eq ptr %230, null
  br i1 %tobool163.not.i.i, label %land.lhs.true159.i.i.cond.false180.i.i_crit_edge, label %land.lhs.true164.i.i

land.lhs.true159.i.i.cond.false180.i.i_crit_edge: ; preds = %land.lhs.true159.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false180.i.i

land.lhs.true164.i.i:                             ; preds = %land.lhs.true159.i.i
  %sriov_wreg168.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %230, i32 0, i32 12
  %231 = ptrtoint ptr %sriov_wreg168.i.i to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %sriov_wreg168.i.i, align 4
  %tobool169.not.i.i = icmp eq ptr %232, null
  br i1 %tobool169.not.i.i, label %land.lhs.true164.i.i.cond.false180.i.i_crit_edge, label %cond.true170.i.i

land.lhs.true164.i.i.cond.false180.i.i_crit_edge: ; preds = %land.lhs.true164.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false180.i.i

cond.true170.i.i:                                 ; preds = %land.lhs.true164.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx176.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %233 = ptrtoint ptr %arrayidx176.i.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %arrayidx176.i.i, align 8
  %235 = ptrtoint ptr %234 to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %234, align 4
  %add179.i.i = add i32 %236, 19
  tail call void %232(ptr noundef %handle, i32 noundef %add179.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end186.i.i

cond.false180.i.i:                                ; preds = %land.lhs.true164.i.i.cond.false180.i.i_crit_edge, %land.lhs.true159.i.i.cond.false180.i.i_crit_edge, %cond.end154.i.i.cond.false180.i.i_crit_edge
  %arrayidx182.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %237 = ptrtoint ptr %arrayidx182.i.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx182.i.i, align 8
  %239 = ptrtoint ptr %238 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %238, align 4
  %add185.i.i = add i32 %240, 19
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add185.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end186.i.i

cond.end186.i.i:                                  ; preds = %cond.false180.i.i, %cond.true170.i.i
  %241 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %virt, align 8
  %and189.i.i = and i32 %242, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and189.i.i)
  %tobool190.not.i.i = icmp eq i32 %and189.i.i, 0
  br i1 %tobool190.not.i.i, label %cond.end186.i.i.cond.false212.i.i_crit_edge, label %land.lhs.true191.i.i

cond.end186.i.i.cond.false212.i.i_crit_edge:      ; preds = %cond.end186.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false212.i.i

land.lhs.true191.i.i:                             ; preds = %cond.end186.i.i
  %funcs194.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %243 = ptrtoint ptr %funcs194.i.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load ptr, ptr %funcs194.i.i, align 4
  %tobool195.not.i.i = icmp eq ptr %244, null
  br i1 %tobool195.not.i.i, label %land.lhs.true191.i.i.cond.false212.i.i_crit_edge, label %land.lhs.true196.i.i

land.lhs.true191.i.i.cond.false212.i.i_crit_edge: ; preds = %land.lhs.true191.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false212.i.i

land.lhs.true196.i.i:                             ; preds = %land.lhs.true191.i.i
  %sriov_wreg200.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %244, i32 0, i32 12
  %245 = ptrtoint ptr %sriov_wreg200.i.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %sriov_wreg200.i.i, align 4
  %tobool201.not.i.i = icmp eq ptr %246, null
  br i1 %tobool201.not.i.i, label %land.lhs.true196.i.i.cond.false212.i.i_crit_edge, label %cond.true202.i.i

land.lhs.true196.i.i.cond.false212.i.i_crit_edge: ; preds = %land.lhs.true196.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false212.i.i

cond.true202.i.i:                                 ; preds = %land.lhs.true196.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx208.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %247 = ptrtoint ptr %arrayidx208.i.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %arrayidx208.i.i, align 8
  %249 = ptrtoint ptr %248 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %248, align 4
  %add211.i.i = add i32 %250, 18
  tail call void %246(ptr noundef %handle, i32 noundef %add211.i.i, i32 noundef 268435457, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end218.i.i

cond.false212.i.i:                                ; preds = %land.lhs.true196.i.i.cond.false212.i.i_crit_edge, %land.lhs.true191.i.i.cond.false212.i.i_crit_edge, %cond.end186.i.i.cond.false212.i.i_crit_edge
  %arrayidx214.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %251 = ptrtoint ptr %arrayidx214.i.i to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load ptr, ptr %arrayidx214.i.i, align 8
  %253 = ptrtoint ptr %252 to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %252, align 4
  %add217.i.i = add i32 %254, 18
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add217.i.i, i32 noundef 268435457, i32 noundef 0) #7
  br label %cond.end218.i.i

cond.end218.i.i:                                  ; preds = %cond.false212.i.i, %cond.true202.i.i
  %255 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load i32, ptr %virt, align 8
  %and221.i.i = and i32 %256, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and221.i.i)
  %tobool222.not.i.i = icmp eq i32 %and221.i.i, 0
  br i1 %tobool222.not.i.i, label %cond.end218.i.i.cond.false245.i.i_crit_edge, label %land.lhs.true223.i.i

cond.end218.i.i.cond.false245.i.i_crit_edge:      ; preds = %cond.end218.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false245.i.i

land.lhs.true223.i.i:                             ; preds = %cond.end218.i.i
  %funcs226.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %257 = ptrtoint ptr %funcs226.i.i to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load ptr, ptr %funcs226.i.i, align 4
  %tobool227.not.i.i = icmp eq ptr %258, null
  br i1 %tobool227.not.i.i, label %land.lhs.true223.i.i.cond.false245.i.i_crit_edge, label %land.lhs.true228.i.i

land.lhs.true223.i.i.cond.false245.i.i_crit_edge: ; preds = %land.lhs.true223.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false245.i.i

land.lhs.true228.i.i:                             ; preds = %land.lhs.true223.i.i
  %sriov_rreg232.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %258, i32 0, i32 13
  %259 = ptrtoint ptr %sriov_rreg232.i.i to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load ptr, ptr %sriov_rreg232.i.i, align 4
  %tobool233.not.i.i = icmp eq ptr %260, null
  br i1 %tobool233.not.i.i, label %land.lhs.true228.i.i.cond.false245.i.i_crit_edge, label %cond.true234.i.i

land.lhs.true228.i.i.cond.false245.i.i_crit_edge: ; preds = %land.lhs.true228.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false245.i.i

cond.true234.i.i:                                 ; preds = %land.lhs.true228.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx240.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %261 = ptrtoint ptr %arrayidx240.i.i to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load ptr, ptr %arrayidx240.i.i, align 8
  %263 = ptrtoint ptr %262 to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %262, align 4
  %add243.i.i = add i32 %264, 19
  %call244.i.i = tail call i32 %260(ptr noundef %handle, i32 noundef %add243.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end252.i.i

cond.false245.i.i:                                ; preds = %land.lhs.true228.i.i.cond.false245.i.i_crit_edge, %land.lhs.true223.i.i.cond.false245.i.i_crit_edge, %cond.end218.i.i.cond.false245.i.i_crit_edge
  %arrayidx247.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %265 = ptrtoint ptr %arrayidx247.i.i to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load ptr, ptr %arrayidx247.i.i, align 8
  %267 = ptrtoint ptr %266 to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load i32, ptr %266, align 4
  %add250.i.i = add i32 %268, 19
  %call251.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add250.i.i, i32 noundef 0) #7
  br label %cond.end252.i.i

cond.end252.i.i:                                  ; preds = %cond.false245.i.i, %cond.true234.i.i
  %cond253.i.i = phi i32 [ %call244.i.i, %cond.true234.i.i ], [ %call251.i.i, %cond.false245.i.i ]
  %funcs263.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %arrayidx277.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %cond.end289.i.i.while.cond.i.i_crit_edge, %cond.end252.i.i
  %data.0.i.i = phi i32 [ %cond253.i.i, %cond.end252.i.i ], [ %cond290.i.i, %cond.end289.i.i.while.cond.i.i_crit_edge ]
  %loop.0.i.i = phi i32 [ 10, %cond.end252.i.i ], [ %dec.i.i, %cond.end289.i.i.while.cond.i.i_crit_edge ]
  %and254.i.i = and i32 %data.0.i.i, 268435458
  call void @__sanitizer_cov_trace_const_cmp4(i32 268435458, i32 %and254.i.i)
  %cmp.not.i.i = icmp eq i32 %and254.i.i, 268435458
  br i1 %cmp.not.i.i, label %while.cond.i.i.if.end_crit_edge, label %while.body.i.i

while.cond.i.i.if.end_crit_edge:                  ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %269 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %269(i32 noundef 21474800) #7
  %270 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %virt, align 8
  %and258.i.i = and i32 %271, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and258.i.i)
  %tobool259.not.i.i = icmp eq i32 %and258.i.i, 0
  br i1 %tobool259.not.i.i, label %while.body.i.i.cond.false282.i.i_crit_edge, label %land.lhs.true260.i.i

while.body.i.i.cond.false282.i.i_crit_edge:       ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false282.i.i

land.lhs.true260.i.i:                             ; preds = %while.body.i.i
  %272 = ptrtoint ptr %funcs263.i.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %funcs263.i.i, align 4
  %tobool264.not.i.i = icmp eq ptr %273, null
  br i1 %tobool264.not.i.i, label %land.lhs.true260.i.i.cond.false282.i.i_crit_edge, label %land.lhs.true265.i.i

land.lhs.true260.i.i.cond.false282.i.i_crit_edge: ; preds = %land.lhs.true260.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false282.i.i

land.lhs.true265.i.i:                             ; preds = %land.lhs.true260.i.i
  %sriov_rreg269.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %273, i32 0, i32 13
  %274 = ptrtoint ptr %sriov_rreg269.i.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %sriov_rreg269.i.i, align 4
  %tobool270.not.i.i = icmp eq ptr %275, null
  br i1 %tobool270.not.i.i, label %land.lhs.true265.i.i.cond.false282.i.i_crit_edge, label %cond.true271.i.i

land.lhs.true265.i.i.cond.false282.i.i_crit_edge: ; preds = %land.lhs.true265.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false282.i.i

cond.true271.i.i:                                 ; preds = %land.lhs.true265.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %276 = ptrtoint ptr %arrayidx277.i.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %arrayidx277.i.i, align 8
  %278 = ptrtoint ptr %277 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %277, align 4
  %add280.i.i = add i32 %279, 19
  %call281.i.i = tail call i32 %275(ptr noundef %handle, i32 noundef %add280.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end289.i.i

cond.false282.i.i:                                ; preds = %land.lhs.true265.i.i.cond.false282.i.i_crit_edge, %land.lhs.true260.i.i.cond.false282.i.i_crit_edge, %while.body.i.i.cond.false282.i.i_crit_edge
  %280 = ptrtoint ptr %arrayidx277.i.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %arrayidx277.i.i, align 8
  %282 = ptrtoint ptr %281 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load i32, ptr %281, align 4
  %add287.i.i = add i32 %283, 19
  %call288.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add287.i.i, i32 noundef 0) #7
  br label %cond.end289.i.i

cond.end289.i.i:                                  ; preds = %cond.false282.i.i, %cond.true271.i.i
  %cond290.i.i = phi i32 [ %call281.i.i, %cond.true271.i.i ], [ %call288.i.i, %cond.false282.i.i ]
  %dec.i.i = add nsw i32 %loop.0.i.i, -1
  %tobool291.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool291.not.i.i, label %do.end.i.i, label %cond.end289.i.i.while.cond.i.i_crit_edge

cond.end289.i.i.while.cond.i.i_crit_edge:         ; preds = %cond.end289.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

do.end.i.i:                                       ; preds = %cond.end289.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %284 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %handle, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %285, ptr noundef nonnull @.str.26, i32 noundef %cond290.i.i) #10
  br label %if.end

if.end:                                           ; preds = %do.end.i.i, %while.cond.i.i.if.end_crit_edge, %entry.if.end_crit_edge
  %r.0 = phi i32 [ 0, %entry.if.end_crit_edge ], [ -16, %do.end.i.i ], [ 0, %while.cond.i.i.if.end_crit_edge ]
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %286 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %286)
  %287 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %287)
  %cmp107.not = icmp eq i8 %287, 0
  br i1 %cmp107.not, label %if.end.done_crit_edge, label %for.body.lr.ph

if.end.done_crit_edge:                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %done

for.body.lr.ph:                                   ; preds = %if.end
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 101, i32 4
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body

for.body:                                         ; preds = %for.inc57.for.body_crit_edge, %for.body.lr.ph
  %r.1111 = phi i32 [ %r.0, %for.body.lr.ph ], [ %r.3, %for.inc57.for.body_crit_edge ]
  %j.0108 = phi i32 [ 0, %for.body.lr.ph ], [ %inc58, %for.inc57.for.body_crit_edge ]
  %288 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %j.0108
  %and3 = and i32 %289, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end6, label %for.body.for.inc57_crit_edge

for.body.for.inc57_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc57

if.end6:                                          ; preds = %for.body
  %290 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %virt, align 8
  %and9 = and i32 %291, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool10.not = icmp eq i32 %and9, 0
  br i1 %tobool10.not, label %if.else, label %if.then11

if.then11:                                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  %ready = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 5, i32 0, i32 3, i32 17
  %292 = ptrtoint ptr %ready to i32
  call void @__asan_store1_noabort(i32 %292)
  store i8 1, ptr %ready, align 4
  %ready20 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 5, i32 1, i32 3, i32 17
  %293 = ptrtoint ptr %ready20 to i32
  call void @__asan_store1_noabort(i32 %293)
  store i8 0, ptr %ready20, align 4
  %ready27 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 5, i32 2, i32 3, i32 17
  %294 = ptrtoint ptr %ready27 to i32
  call void @__asan_store1_noabort(i32 %294)
  store i8 0, ptr %ready27, align 4
  %ready32 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 4, i32 3, i32 17
  %295 = ptrtoint ptr %ready32 to i32
  call void @__asan_store1_noabort(i32 %295)
  store i8 1, ptr %ready32, align 4
  br label %for.inc57

if.else:                                          ; preds = %if.end6
  %ring_dec36 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 4
  %296 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %funcs, align 8
  %vcn_doorbell_range = getelementptr inbounds %struct.amdgpu_nbio_funcs, ptr %297, i32 0, i32 11
  %298 = ptrtoint ptr %vcn_doorbell_range to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %vcn_doorbell_range, align 4
  %use_doorbell = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 4, i32 24
  %300 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %300)
  %301 = load i8, ptr %use_doorbell, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %301)
  %tobool37 = icmp ne i8 %301, 0
  %doorbell_index = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 4, i32 23
  %302 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %doorbell_index, align 8
  tail call void %299(ptr noundef %handle, i1 noundef zeroext %tobool37, i32 noundef %303, i32 noundef %j.0108) #7
  %call38 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %ring_dec36) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call38)
  %tobool39.not = icmp eq i32 %call38, 0
  br i1 %tobool39.not, label %for.cond42.preheader, label %if.else.if.end65_crit_edge

if.else.if.end65_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65

for.cond42.preheader:                             ; preds = %if.else
  %304 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %305)
  %cmp44104.not = icmp eq i32 %305, 0
  br i1 %cmp44104.not, label %for.cond42.preheader.for.inc57_crit_edge, label %for.cond42.preheader.for.body46_crit_edge

for.cond42.preheader.for.body46_crit_edge:        ; preds = %for.cond42.preheader
  br label %for.body46

for.cond42.preheader.for.inc57_crit_edge:         ; preds = %for.cond42.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc57

for.cond42:                                       ; preds = %for.body46
  %inc = add nuw i32 %i.0105, 1
  %306 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load i32, ptr %num_enc_rings, align 4
  %cmp44 = icmp ult i32 %inc, %307
  br i1 %cmp44, label %for.cond42.for.body46_crit_edge, label %for.cond42.for.inc57_crit_edge

for.cond42.for.inc57_crit_edge:                   ; preds = %for.cond42
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc57

for.cond42.for.body46_crit_edge:                  ; preds = %for.cond42
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body46

for.body46:                                       ; preds = %for.cond42.for.body46_crit_edge, %for.cond42.preheader.for.body46_crit_edge
  %i.0105 = phi i32 [ %inc, %for.cond42.for.body46_crit_edge ], [ 0, %for.cond42.preheader.for.body46_crit_edge ]
  %arrayidx51 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %j.0108, i32 5, i32 %i.0105
  %call52 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %arrayidx51) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52)
  %tobool53.not = icmp eq i32 %call52, 0
  br i1 %tobool53.not, label %for.cond42, label %for.body46.if.end65_crit_edge

for.body46.if.end65_crit_edge:                    ; preds = %for.body46
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65

for.inc57:                                        ; preds = %for.cond42.for.inc57_crit_edge, %for.cond42.preheader.for.inc57_crit_edge, %if.then11, %for.body.for.inc57_crit_edge
  %r.3 = phi i32 [ %r.1111, %for.body.for.inc57_crit_edge ], [ %r.1111, %if.then11 ], [ 0, %for.cond42.preheader.for.inc57_crit_edge ], [ 0, %for.cond42.for.inc57_crit_edge ]
  %inc58 = add nuw nsw i32 %j.0108, 1
  %308 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %308)
  %309 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %309 to i32
  %cmp = icmp ult i32 %inc58, %conv
  br i1 %cmp, label %for.inc57.for.body_crit_edge, label %for.inc57.done_crit_edge

for.inc57.done_crit_edge:                         ; preds = %for.inc57
  call void @__sanitizer_cov_trace_pc() #9
  br label %done

for.inc57.for.body_crit_edge:                     ; preds = %for.inc57
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

done:                                             ; preds = %for.inc57.done_crit_edge, %if.end.done_crit_edge
  %r.1.lcssa = phi i32 [ %r.0, %if.end.done_crit_edge ], [ %r.3, %for.inc57.done_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %r.1.lcssa)
  %tobool60.not = icmp eq i32 %r.1.lcssa, 0
  br i1 %tobool60.not, label %do.end, label %done.if.end65_crit_edge

done.if.end65_crit_edge:                          ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65

do.end:                                           ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %310 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %pg_flags, align 4
  %and62 = and i32 %311, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and62)
  %tobool63.not = icmp eq i32 %and62, 0
  %cond = select i1 %tobool63.not, ptr @.str.25, ptr @.str.24
  %call64 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.22, ptr noundef nonnull %cond) #10
  br label %if.end65

if.end65:                                         ; preds = %do.end, %done.if.end65_crit_edge, %for.body46.if.end65_crit_edge, %if.else.if.end65_crit_edge
  %r.499 = phi i32 [ 0, %do.end ], [ %r.1.lcssa, %done.if.end65_crit_edge ], [ %call52, %for.body46.if.end65_crit_edge ], [ %call38, %if.else.if.end65_crit_edge ]
  ret i32 %r.499
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_hw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp55.not = icmp eq i8 %1, 0
  br i1 %cmp55.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.056 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.056
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pg_flags, align 4
  %and4 = and i32 %5, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  br i1 %tobool5.not, label %lor.lhs.false, label %if.end.if.then33_crit_edge

if.end.if.then33_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then33

lor.lhs.false:                                    ; preds = %if.end
  %6 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp7.not = icmp eq i32 %7, 0
  br i1 %cmp7.not, label %lor.lhs.false.for.inc_crit_edge, label %land.lhs.true

lor.lhs.false.for.inc_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

land.lhs.true:                                    ; preds = %lor.lhs.false
  %8 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %virt, align 8
  %and9 = and i32 %9, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool10.not = icmp eq i32 %and9, 0
  br i1 %tobool10.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true11

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true11:                                  ; preds = %land.lhs.true
  %10 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %funcs, align 4
  %tobool12.not = icmp eq ptr %11, null
  br i1 %tobool12.not, label %land.lhs.true11.cond.false_crit_edge, label %land.lhs.true13

land.lhs.true11.cond.false_crit_edge:             ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true13:                                  ; preds = %land.lhs.true11
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %11, i32 0, i32 13
  %12 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %sriov_rreg, align 4
  %tobool17.not = icmp eq ptr %13, null
  br i1 %tobool17.not, label %land.lhs.true13.cond.false_crit_edge, label %cond.true

land.lhs.true13.cond.false_crit_edge:             ; preds = %land.lhs.true13
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true13
  %arrayidx22 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.056
  %14 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx22, align 4
  %arrayidx23 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx23, align 4
  %add = add i32 %17, 128
  %call24 = tail call i32 %13(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %tobool25.not = icmp eq i32 %call24, 0
  br i1 %tobool25.not, label %cond.true.for.inc_crit_edge, label %cond.true.if.then33_crit_edge

cond.true.if.then33_crit_edge:                    ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then33

cond.true.for.inc_crit_edge:                      ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

cond.false:                                       ; preds = %land.lhs.true13.cond.false_crit_edge, %land.lhs.true11.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge
  %arrayidx28 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.056
  %18 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx28, align 4
  %arrayidx29 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %21, 128
  %call31 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add30, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %cond.false.for.inc_crit_edge, label %cond.false.if.then33_crit_edge

cond.false.if.then33_crit_edge:                   ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then33

cond.false.for.inc_crit_edge:                     ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.then33:                                        ; preds = %cond.false.if.then33_crit_edge, %cond.true.if.then33_crit_edge, %if.end.if.then33_crit_edge
  %call34 = tail call i32 @vcn_v2_5_set_powergating_state(ptr noundef %handle, i32 noundef 0)
  br label %for.inc

for.inc:                                          ; preds = %if.then33, %cond.false.for.inc_crit_edge, %cond.true.for.inc_crit_edge, %lor.lhs.false.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.056, 1
  %22 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %23 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_suspend(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @vcn_v2_5_hw_fini(ptr noundef %handle)
  %call1 = tail call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  ret i32 %call1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_resume(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call1 = tail call i32 @vcn_v2_5_hw_init(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @vcn_v2_5_is_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp43.not = icmp eq i8 %1, 0
  br i1 %cmp43.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %ret.048 = phi i32 [ 1, %for.body.lr.ph ], [ %ret.1, %for.inc.for.body_crit_edge ]
  %i.044 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.044
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and3 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end.cond.false_crit_edge, label %land.lhs.true

if.end.cond.false_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.end
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 128
  %call = tail call i32 %9(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.end.cond.false_crit_edge
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %17, 128
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add21, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call22, %cond.false ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond)
  %cmp23 = icmp eq i32 %cond, 2
  %conv24 = zext i1 %cmp23 to i32
  %and25 = and i32 %ret.048, %conv24
  br label %for.inc

for.inc:                                          ; preds = %cond.end, %for.body.for.inc_crit_edge
  %ret.1 = phi i32 [ %ret.048, %for.body.for.inc_crit_edge ], [ %and25, %cond.end ]
  %inc = add nuw nsw i32 %i.044, 1
  %18 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %19 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  %ret.0.lcssa = phi i32 [ 1, %entry.for.end_crit_edge ], [ %ret.1, %for.inc.for.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0.lcssa)
  %tobool26 = icmp ne i32 %ret.0.lcssa, 0
  ret i1 %tobool26
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_wait_for_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp55.not = icmp eq i8 %1, 0
  br i1 %cmp55.not, label %entry.cleanup_crit_edge, label %for.body.lr.ph

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.056 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.056
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %arrayidx4 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.056
  %4 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx4, align 4
  %arrayidx5 = getelementptr i32, ptr %5, i32 1
  %6 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx5, align 4
  %add = add i32 %7, 128
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add, i32 noundef 0) #7
  %8 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end13.while.cond_crit_edge, %if.end
  %old_.0 = phi i32 [ 0, %if.end ], [ %old_.1, %if.end13.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call, %if.end ], [ %call19, %if.end13.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %9, %if.end ], [ %dec, %if.end13.while.cond_crit_edge ]
  %and6 = and i32 %tmp_.0, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %cmp7.not.not = icmp eq i32 %and6, 0
  br i1 %cmp7.not.not, label %while.body, label %while.cond.for.inc_crit_edge

while.cond.for.inc_crit_edge:                     ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp9.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp9.not, label %if.else, label %if.then11

if.then11:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %usec_timeout, align 8
  br label %if.end13

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %12(i32 noundef 214748) #7
  br label %if.end13

if.end13:                                         ; preds = %if.else, %if.then11
  %old_.1 = phi i32 [ %tmp_.0, %if.then11 ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %11, %if.then11 ], [ %loop.0, %if.else ]
  %13 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx4, align 4
  %arrayidx17 = getelementptr i32, ptr %14, i32 1
  %15 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx17, align 4
  %add18 = add i32 %16, 128
  %call19 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add18, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool20.not = icmp eq i32 %dec, 0
  br i1 %tobool20.not, label %while.end.thread, label %if.end13.while.cond_crit_edge

if.end13.while.cond_crit_edge:                    ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

while.end.thread:                                 ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  %and23 = and i32 %call19, 2
  %call24 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.056, ptr noundef nonnull @.str.31, i32 noundef 2, i32 noundef %and23) #10
  br label %cleanup

for.inc:                                          ; preds = %while.cond.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.056, 1
  %17 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %18 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.cleanup_crit_edge

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %while.end.thread, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -110, %while.end.thread ], [ 0, %entry.cleanup_crit_edge ], [ 0, %for.inc.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_set_clockgating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp = icmp eq i32 %state, 0
  br i1 %cmp, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.end
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %2 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp43.not.i = icmp eq i8 %3, 0
  br i1 %cmp43.not.i, label %if.then2.if.end4_crit_edge, label %for.body.lr.ph.i

if.then2.if.end4_crit_edge:                       ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4

for.body.lr.ph.i:                                 ; preds = %if.then2
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %ret.048.i = phi i32 [ 1, %for.body.lr.ph.i ], [ %ret.1.i, %for.inc.i.for.body.i_crit_edge ]
  %i.044.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %4 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.044.i
  %and.i = and i32 %5, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  %6 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %virt, align 8
  %and3.i = and i32 %7, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i)
  %tobool4.not.i = icmp eq i32 %and3.i, 0
  br i1 %tobool4.not.i, label %if.end.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.end.i.cond.false.i_crit_edge:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.end.i
  %8 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %funcs.i, align 4
  %tobool5.not.i = icmp eq ptr %9, null
  br i1 %tobool5.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true6.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true6.i:                                 ; preds = %land.lhs.true.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %9, i32 0, i32 13
  %10 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool10.not.i = icmp eq ptr %11, null
  br i1 %tobool10.not.i, label %land.lhs.true6.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true6.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true6.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true6.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044.i
  %12 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx15.i, align 4
  %arrayidx16.i = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx16.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx16.i, align 4
  %add.i = add i32 %15, 128
  %call.i = tail call i32 %11(ptr noundef %handle, i32 noundef %add.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true6.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.end.i.cond.false.i_crit_edge
  %arrayidx19.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044.i
  %16 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx19.i, align 4
  %arrayidx20.i = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx20.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx20.i, align 4
  %add21.i = add i32 %19, 128
  %call22.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add21.i, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %cond.i = phi i32 [ %call.i, %cond.true.i ], [ %call22.i, %cond.false.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond.i)
  %cmp23.i = icmp eq i32 %cond.i, 2
  %conv24.i = zext i1 %cmp23.i to i32
  %and25.i = and i32 %ret.048.i, %conv24.i
  br label %for.inc.i

for.inc.i:                                        ; preds = %cond.end.i, %for.body.i.for.inc.i_crit_edge
  %ret.1.i = phi i32 [ %ret.048.i, %for.body.i.for.inc.i_crit_edge ], [ %and25.i, %cond.end.i ]
  %inc.i = add nuw nsw i32 %i.044.i, 1
  %20 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %21 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %vcn_v2_5_is_idle.exit

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

vcn_v2_5_is_idle.exit:                            ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.1.i)
  %tobool26.i.not = icmp eq i32 %ret.1.i, 0
  br i1 %tobool26.i.not, label %vcn_v2_5_is_idle.exit.cleanup_crit_edge, label %vcn_v2_5_is_idle.exit.if.end4_crit_edge

vcn_v2_5_is_idle.exit.if.end4_crit_edge:          ; preds = %vcn_v2_5_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4

vcn_v2_5_is_idle.exit.cleanup_crit_edge:          ; preds = %vcn_v2_5_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %vcn_v2_5_is_idle.exit.if.end4_crit_edge, %if.then2.if.end4_crit_edge
  tail call fastcc void @vcn_v2_5_enable_clock_gating(ptr noundef %handle)
  br label %cleanup

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v2_5_disable_clock_gating(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.end4, %vcn_v2_5_is_idle.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ -16, %vcn_v2_5_is_idle.exit.cleanup_crit_edge ], [ 0, %if.else ], [ 0, %if.end4 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_set_powergating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  %2 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %state)
  %cmp = icmp eq i32 %3, %state
  br i1 %cmp, label %if.end.cleanup_crit_edge, label %if.end2

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end2:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp3 = icmp eq i32 %state, 0
  br i1 %cmp3, label %if.then4, label %if.else

if.then4:                                         ; preds = %if.end2
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %4 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %cmp426.not.i = icmp eq i8 %5, 0
  br i1 %cmp426.not.i, label %if.then4.for.end.i_crit_edge, label %for.body.lr.ph.i

if.then4.for.end.i_crit_edge:                     ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.body.lr.ph.i:                                 ; preds = %if.then4
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %usec_timeout.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.0427.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %6 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.0427.i
  %and.i = and i32 %7, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  %8 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pg_flags.i, align 4
  %and3.i = and i32 %9, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i)
  %tobool4.not.i = icmp eq i32 %and3.i, 0
  %arrayidx7.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0427.i
  %10 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx8.i = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx8.i, align 4
  br i1 %tobool4.not.i, label %if.end6.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.end.i
  %add.i.i = add i32 %13, 4
  %call.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i.i, i32 noundef 0) #7
  %14 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %if.end.i.i.while.cond.i.i_crit_edge, %if.then5.i
  %loop.0.i.i = phi i32 [ %15, %if.then5.i ], [ %dec.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %tmp_.0.i.i = phi i32 [ %call.i.i, %if.then5.i ], [ %call10.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %old_.0.i.i = phi i32 [ 0, %if.then5.i ], [ %tmp_.0.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %and.i.i = and i32 %tmp_.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and.i.i)
  %cmp.not.i.i = icmp eq i32 %and.i.i, 1
  br i1 %cmp.not.i.i, label %while.cond.i.i.while.end.i.i_crit_edge, label %while.body.i.i

while.cond.i.i.while.end.i.i_crit_edge:           ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end.i.i

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i, i32 %tmp_.0.i.i)
  %cmp3.not.i.i = icmp eq i32 %old_.0.i.i, %tmp_.0.i.i
  br i1 %cmp3.not.i.i, label %if.else.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end.i.i

if.else.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %18 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %18(i32 noundef 214748) #7
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.else.i.i, %if.then.i.i
  %loop.1.i.i = phi i32 [ %17, %if.then.i.i ], [ %loop.0.i.i, %if.else.i.i ]
  %19 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx8.i.i = getelementptr i32, ptr %20, i32 1
  %21 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %arrayidx8.i.i, align 4
  %add9.i.i = add i32 %22, 4
  %call10.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add9.i.i, i32 noundef 0) #7
  %dec.i.i = add i32 %loop.1.i.i, -1
  %tobool.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool.not.i.i, label %do.end.i.i, label %if.end.i.i.while.cond.i.i_crit_edge

if.end.i.i.while.cond.i.i_crit_edge:              ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and14.i.i = and i32 %call10.i.i, 3
  %call15.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.14, i32 noundef 1, i32 noundef %and14.i.i) #10
  br label %while.end.i.i

while.end.i.i:                                    ; preds = %do.end.i.i, %while.cond.i.i.while.end.i.i_crit_edge
  %23 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %virt, align 8
  %and20.i.i = and i32 %24, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20.i.i)
  %tobool21.not.i.i = icmp eq i32 %and20.i.i, 0
  br i1 %tobool21.not.i.i, label %while.end.i.i.cond.false.i.i_crit_edge, label %land.lhs.true.i.i

while.end.i.i.cond.false.i.i_crit_edge:           ; preds = %while.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true.i.i:                                ; preds = %while.end.i.i
  %25 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %funcs.i.i, align 4
  %tobool22.not.i.i = icmp eq ptr %26, null
  br i1 %tobool22.not.i.i, label %land.lhs.true.i.i.cond.false.i.i_crit_edge, label %land.lhs.true23.i.i

land.lhs.true.i.i.cond.false.i.i_crit_edge:       ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true23.i.i:                              ; preds = %land.lhs.true.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %26, i32 0, i32 13
  %27 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool27.not.i.i = icmp eq ptr %28, null
  br i1 %tobool27.not.i.i, label %land.lhs.true23.i.i.cond.false.i.i_crit_edge, label %cond.true.i.i

land.lhs.true23.i.i.cond.false.i.i_crit_edge:     ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %29 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx35.i.i = getelementptr i32, ptr %30, i32 1
  %31 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx35.i.i, align 4
  %add36.i.i = add i32 %32, 174
  %call37.i.i = tail call i32 %28(ptr noundef %handle, i32 noundef %add36.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i.i:                                   ; preds = %land.lhs.true23.i.i.cond.false.i.i_crit_edge, %land.lhs.true.i.i.cond.false.i.i_crit_edge, %while.end.i.i.cond.false.i.i_crit_edge
  %33 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx41.i.i = getelementptr i32, ptr %34, i32 1
  %35 = ptrtoint ptr %arrayidx41.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx41.i.i, align 4
  %add42.i.i = add i32 %36, 174
  %call43.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add42.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i.i, %cond.true.i.i
  %cond.i.i = phi i32 [ %call37.i.i, %cond.true.i.i ], [ %call43.i.i, %cond.false.i.i ]
  %37 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx51.i.i = getelementptr i32, ptr %38, i32 1
  %39 = ptrtoint ptr %arrayidx51.i.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %arrayidx51.i.i, align 4
  %add52.i.i = add i32 %40, 173
  %call53.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add52.i.i, i32 noundef 0) #7
  %41 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond56.i.i

while.cond56.i.i:                                 ; preds = %if.end64.i.i.while.cond56.i.i_crit_edge, %cond.end.i.i
  %loop54.0.i.i = phi i32 [ %42, %cond.end.i.i ], [ %dec71.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %tmp_47.0.i.i = phi i32 [ %call53.i.i, %cond.end.i.i ], [ %call70.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %old_46.0.i.i = phi i32 [ 0, %cond.end.i.i ], [ %tmp_47.0.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_47.0.i.i, i32 %cond.i.i)
  %cmp58.not.i.i = icmp eq i32 %tmp_47.0.i.i, %cond.i.i
  br i1 %cmp58.not.i.i, label %while.cond56.i.i.while.end81.i.i_crit_edge, label %while.body59.i.i

while.cond56.i.i.while.end81.i.i_crit_edge:       ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end81.i.i

while.body59.i.i:                                 ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_46.0.i.i, i32 %tmp_47.0.i.i)
  %cmp60.not.i.i = icmp eq i32 %old_46.0.i.i, %tmp_47.0.i.i
  br i1 %cmp60.not.i.i, label %if.else63.i.i, label %if.then61.i.i

if.then61.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %43 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end64.i.i

if.else63.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %45 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %45(i32 noundef 214748) #7
  br label %if.end64.i.i

if.end64.i.i:                                     ; preds = %if.else63.i.i, %if.then61.i.i
  %loop54.1.i.i = phi i32 [ %44, %if.then61.i.i ], [ %loop54.0.i.i, %if.else63.i.i ]
  %46 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx68.i.i = getelementptr i32, ptr %47, i32 1
  %48 = ptrtoint ptr %arrayidx68.i.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx68.i.i, align 4
  %add69.i.i = add i32 %49, 173
  %call70.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add69.i.i, i32 noundef 0) #7
  %dec71.i.i = add i32 %loop54.1.i.i, -1
  %tobool72.not.i.i = icmp eq i32 %dec71.i.i, 0
  br i1 %tobool72.not.i.i, label %do.end76.i.i, label %if.end64.i.i.while.cond56.i.i_crit_edge

if.end64.i.i.while.cond56.i.i_crit_edge:          ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond56.i.i

do.end76.i.i:                                     ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call79.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.43, i32 noundef %cond.i.i, i32 noundef %call70.i.i) #10
  br label %while.end81.i.i

while.end81.i.i:                                  ; preds = %do.end76.i.i, %while.cond56.i.i.while.end81.i.i_crit_edge
  %50 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %virt, align 8
  %and87.i.i = and i32 %51, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and87.i.i)
  %tobool88.not.i.i = icmp eq i32 %and87.i.i, 0
  br i1 %tobool88.not.i.i, label %while.end81.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true89.i.i

while.end81.i.i.cond.false111.i.i_crit_edge:      ; preds = %while.end81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true89.i.i:                              ; preds = %while.end81.i.i
  %52 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %funcs.i.i, align 4
  %tobool93.not.i.i = icmp eq ptr %53, null
  br i1 %tobool93.not.i.i, label %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true94.i.i

land.lhs.true89.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true94.i.i:                              ; preds = %land.lhs.true89.i.i
  %sriov_rreg98.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %53, i32 0, i32 13
  %54 = ptrtoint ptr %sriov_rreg98.i.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %sriov_rreg98.i.i, align 4
  %tobool99.not.i.i = icmp eq ptr %55, null
  br i1 %tobool99.not.i.i, label %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, label %cond.true100.i.i

land.lhs.true94.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

cond.true100.i.i:                                 ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %56 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx108.i.i = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx108.i.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx108.i.i, align 4
  %add109.i.i = add i32 %59, 179
  %call110.i.i = tail call i32 %55(ptr noundef %handle, i32 noundef %add109.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end118.i.i

cond.false111.i.i:                                ; preds = %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, %while.end81.i.i.cond.false111.i.i_crit_edge
  %60 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx115.i.i = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx115.i.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx115.i.i, align 4
  %add116.i.i = add i32 %63, 179
  %call117.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add116.i.i, i32 noundef 0) #7
  br label %cond.end118.i.i

cond.end118.i.i:                                  ; preds = %cond.false111.i.i, %cond.true100.i.i
  %cond119.i.i = phi i32 [ %call110.i.i, %cond.true100.i.i ], [ %call117.i.i, %cond.false111.i.i ]
  %64 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx127.i.i = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx127.i.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx127.i.i, align 4
  %add128.i.i = add i32 %67, 178
  %call129.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add128.i.i, i32 noundef 0) #7
  %68 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond132.i.i

while.cond132.i.i:                                ; preds = %if.end140.i.i.while.cond132.i.i_crit_edge, %cond.end118.i.i
  %old_122.0.i.i = phi i32 [ 0, %cond.end118.i.i ], [ %old_122.1.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %tmp_123.0.i.i = phi i32 [ %call129.i.i, %cond.end118.i.i ], [ %call146.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %loop130.0.i.i = phi i32 [ %69, %cond.end118.i.i ], [ %dec147.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_123.0.i.i, i32 %cond119.i.i)
  %cmp134.not.i.i = icmp eq i32 %tmp_123.0.i.i, %cond119.i.i
  br i1 %cmp134.not.i.i, label %while.cond132.i.i.while.end157.i.i_crit_edge, label %while.body135.i.i

while.cond132.i.i.while.end157.i.i_crit_edge:     ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end157.i.i

while.body135.i.i:                                ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_122.0.i.i, i32 %tmp_123.0.i.i)
  %cmp136.not.i.i = icmp eq i32 %old_122.0.i.i, %tmp_123.0.i.i
  br i1 %cmp136.not.i.i, label %if.else139.i.i, label %if.then137.i.i

if.then137.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %70 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end140.i.i

if.else139.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %72 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %72(i32 noundef 214748) #7
  br label %if.end140.i.i

if.end140.i.i:                                    ; preds = %if.else139.i.i, %if.then137.i.i
  %old_122.1.i.i = phi i32 [ %tmp_123.0.i.i, %if.then137.i.i ], [ %old_122.0.i.i, %if.else139.i.i ]
  %loop130.1.i.i = phi i32 [ %71, %if.then137.i.i ], [ %loop130.0.i.i, %if.else139.i.i ]
  %73 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx144.i.i = getelementptr i32, ptr %74, i32 1
  %75 = ptrtoint ptr %arrayidx144.i.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %arrayidx144.i.i, align 4
  %add145.i.i = add i32 %76, 178
  %call146.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add145.i.i, i32 noundef 0) #7
  %dec147.i.i = add i32 %loop130.1.i.i, -1
  %tobool148.not.i.i = icmp eq i32 %dec147.i.i, 0
  br i1 %tobool148.not.i.i, label %do.end152.i.i, label %if.end140.i.i.while.cond132.i.i_crit_edge

if.end140.i.i.while.cond132.i.i_crit_edge:        ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond132.i.i

do.end152.i.i:                                    ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call155.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.46, i32 noundef %cond119.i.i, i32 noundef %call146.i.i) #10
  br label %while.end157.i.i

while.end157.i.i:                                 ; preds = %do.end152.i.i, %while.cond132.i.i.while.end157.i.i_crit_edge
  %77 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %virt, align 8
  %and163.i.i = and i32 %78, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and163.i.i)
  %tobool164.not.i.i = icmp eq i32 %and163.i.i, 0
  br i1 %tobool164.not.i.i, label %while.end157.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true165.i.i

while.end157.i.i.cond.false187.i.i_crit_edge:     ; preds = %while.end157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true165.i.i:                             ; preds = %while.end157.i.i
  %79 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %funcs.i.i, align 4
  %tobool169.not.i.i = icmp eq ptr %80, null
  br i1 %tobool169.not.i.i, label %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true170.i.i

land.lhs.true165.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true170.i.i:                             ; preds = %land.lhs.true165.i.i
  %sriov_rreg174.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %80, i32 0, i32 13
  %81 = ptrtoint ptr %sriov_rreg174.i.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %sriov_rreg174.i.i, align 4
  %tobool175.not.i.i = icmp eq ptr %82, null
  br i1 %tobool175.not.i.i, label %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, label %cond.true176.i.i

land.lhs.true170.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

cond.true176.i.i:                                 ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %83 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx184.i.i = getelementptr i32, ptr %84, i32 1
  %85 = ptrtoint ptr %arrayidx184.i.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %arrayidx184.i.i, align 4
  %add185.i.i = add i32 %86, 737
  %call186.i.i = tail call i32 %82(ptr noundef %handle, i32 noundef %add185.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end194.i.i

cond.false187.i.i:                                ; preds = %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, %while.end157.i.i.cond.false187.i.i_crit_edge
  %87 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx191.i.i = getelementptr i32, ptr %88, i32 1
  %89 = ptrtoint ptr %arrayidx191.i.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %arrayidx191.i.i, align 4
  %add192.i.i = add i32 %90, 737
  %call193.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add192.i.i, i32 noundef 0) #7
  br label %cond.end194.i.i

cond.end194.i.i:                                  ; preds = %cond.false187.i.i, %cond.true176.i.i
  %cond195.i.i = phi i32 [ %call186.i.i, %cond.true176.i.i ], [ %call193.i.i, %cond.false187.i.i ]
  %and196.i.i = and i32 %cond195.i.i, 2147483647
  %91 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx204.i.i = getelementptr i32, ptr %92, i32 1
  %93 = ptrtoint ptr %arrayidx204.i.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx204.i.i, align 4
  %add205.i.i = add i32 %94, 736
  %call206.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add205.i.i, i32 noundef 0) #7
  %95 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond209.i.i

while.cond209.i.i:                                ; preds = %if.end217.i.i.while.cond209.i.i_crit_edge, %cond.end194.i.i
  %old_199.0.i.i = phi i32 [ 0, %cond.end194.i.i ], [ %old_199.1.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %tmp_200.0.i.i = phi i32 [ %call206.i.i, %cond.end194.i.i ], [ %call223.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %loop207.0.i.i = phi i32 [ %96, %cond.end194.i.i ], [ %dec224.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_200.0.i.i, i32 %and196.i.i)
  %cmp211.not.i.i = icmp eq i32 %tmp_200.0.i.i, %and196.i.i
  br i1 %cmp211.not.i.i, label %while.cond209.i.i.while.end234.i.i_crit_edge, label %while.body212.i.i

while.cond209.i.i.while.end234.i.i_crit_edge:     ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end234.i.i

while.body212.i.i:                                ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_199.0.i.i, i32 %tmp_200.0.i.i)
  %cmp213.not.i.i = icmp eq i32 %old_199.0.i.i, %tmp_200.0.i.i
  br i1 %cmp213.not.i.i, label %if.else216.i.i, label %if.then214.i.i

if.then214.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %97 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end217.i.i

if.else216.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %99 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %99(i32 noundef 214748) #7
  br label %if.end217.i.i

if.end217.i.i:                                    ; preds = %if.else216.i.i, %if.then214.i.i
  %old_199.1.i.i = phi i32 [ %tmp_200.0.i.i, %if.then214.i.i ], [ %old_199.0.i.i, %if.else216.i.i ]
  %loop207.1.i.i = phi i32 [ %98, %if.then214.i.i ], [ %loop207.0.i.i, %if.else216.i.i ]
  %100 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx221.i.i = getelementptr i32, ptr %101, i32 1
  %102 = ptrtoint ptr %arrayidx221.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %arrayidx221.i.i, align 4
  %add222.i.i = add i32 %103, 736
  %call223.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add222.i.i, i32 noundef 0) #7
  %dec224.i.i = add i32 %loop207.1.i.i, -1
  %tobool225.not.i.i = icmp eq i32 %dec224.i.i, 0
  br i1 %tobool225.not.i.i, label %do.end229.i.i, label %if.end217.i.i.while.cond209.i.i_crit_edge

if.end217.i.i.while.cond209.i.i_crit_edge:        ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond209.i.i

do.end229.i.i:                                    ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call232.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.49, i32 noundef %and196.i.i, i32 noundef %call223.i.i) #10
  br label %while.end234.i.i

while.end234.i.i:                                 ; preds = %do.end229.i.i, %while.cond209.i.i.while.end234.i.i_crit_edge
  %104 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx245.i.i = getelementptr i32, ptr %105, i32 1
  %106 = ptrtoint ptr %arrayidx245.i.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx245.i.i, align 4
  %add246.i.i = add i32 %107, 4
  %call247.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add246.i.i, i32 noundef 0) #7
  %108 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond250.i.i

while.cond250.i.i:                                ; preds = %if.end258.i.i.while.cond250.i.i_crit_edge, %while.end234.i.i
  %old_240.0.i.i = phi i32 [ 0, %while.end234.i.i ], [ %old_240.1.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %tmp_241.0.i.i = phi i32 [ %call247.i.i, %while.end234.i.i ], [ %call264.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %loop248.0.i.i = phi i32 [ %109, %while.end234.i.i ], [ %dec265.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %and251.i.i = and i32 %tmp_241.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and251.i.i)
  %cmp252.not.i.i = icmp eq i32 %and251.i.i, 1
  br i1 %cmp252.not.i.i, label %while.cond250.i.i.vcn_v2_5_stop_dpg_mode.exit.i_crit_edge, label %while.body253.i.i

while.cond250.i.i.vcn_v2_5_stop_dpg_mode.exit.i_crit_edge: ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_stop_dpg_mode.exit.i

while.body253.i.i:                                ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_240.0.i.i, i32 %tmp_241.0.i.i)
  %cmp254.not.i.i = icmp eq i32 %old_240.0.i.i, %tmp_241.0.i.i
  br i1 %cmp254.not.i.i, label %if.else257.i.i, label %if.then255.i.i

if.then255.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %110 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end258.i.i

if.else257.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %112 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %112(i32 noundef 214748) #7
  br label %if.end258.i.i

if.end258.i.i:                                    ; preds = %if.else257.i.i, %if.then255.i.i
  %old_240.1.i.i = phi i32 [ %tmp_241.0.i.i, %if.then255.i.i ], [ %old_240.0.i.i, %if.else257.i.i ]
  %loop248.1.i.i = phi i32 [ %111, %if.then255.i.i ], [ %loop248.0.i.i, %if.else257.i.i ]
  %113 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx262.i.i = getelementptr i32, ptr %114, i32 1
  %115 = ptrtoint ptr %arrayidx262.i.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %arrayidx262.i.i, align 4
  %add263.i.i = add i32 %116, 4
  %call264.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add263.i.i, i32 noundef 0) #7
  %dec265.i.i = add i32 %loop248.1.i.i, -1
  %tobool266.not.i.i = icmp eq i32 %dec265.i.i, 0
  br i1 %tobool266.not.i.i, label %do.end270.i.i, label %if.end258.i.i.while.cond250.i.i_crit_edge

if.end258.i.i.while.cond250.i.i_crit_edge:        ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond250.i.i

do.end270.i.i:                                    ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and272.i.i = and i32 %call264.i.i, 3
  %call273.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.14, i32 noundef 1, i32 noundef %and272.i.i) #10
  br label %vcn_v2_5_stop_dpg_mode.exit.i

vcn_v2_5_stop_dpg_mode.exit.i:                    ; preds = %do.end270.i.i, %while.cond250.i.i.vcn_v2_5_stop_dpg_mode.exit.i_crit_edge
  %117 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx284.i.i = getelementptr i32, ptr %118, i32 1
  %119 = ptrtoint ptr %arrayidx284.i.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx284.i.i, align 4
  %add285.i.i = add i32 %120, 4
  %call286.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add285.i.i, i32 noundef 0) #7
  %and287.i.i = and i32 %call286.i.i, -5
  br label %for.inc.sink.split.i

if.end6.i:                                        ; preds = %if.end.i
  %add.i = add i32 %13, 128
  %call9.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i, i32 noundef 0) #7
  %121 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i

while.cond.i:                                     ; preds = %if.end17.i.while.cond.i_crit_edge, %if.end6.i
  %loop.0.i = phi i32 [ %122, %if.end6.i ], [ %dec.i, %if.end17.i.while.cond.i_crit_edge ]
  %tmp_.0.i = phi i32 [ %call9.i, %if.end6.i ], [ %call23.i, %if.end17.i.while.cond.i_crit_edge ]
  %old_.0.i = phi i32 [ 0, %if.end6.i ], [ %tmp_.0.i, %if.end17.i.while.cond.i_crit_edge ]
  %and10.i = and i32 %tmp_.0.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and10.i)
  %cmp11.not.i = icmp eq i32 %and10.i, 2
  br i1 %cmp11.not.i, label %if.end36.i, label %while.body.i

while.body.i:                                     ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i, i32 %tmp_.0.i)
  %cmp13.not.i = icmp eq i32 %old_.0.i, %tmp_.0.i
  br i1 %cmp13.not.i, label %if.else.i, label %if.then15.i

if.then15.i:                                      ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %123 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end17.i

if.else.i:                                        ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %125 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %125(i32 noundef 214748) #7
  br label %if.end17.i

if.end17.i:                                       ; preds = %if.else.i, %if.then15.i
  %loop.1.i = phi i32 [ %124, %if.then15.i ], [ %loop.0.i, %if.else.i ]
  %126 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx21.i = getelementptr i32, ptr %127, i32 1
  %128 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx21.i, align 4
  %add22.i = add i32 %129, 128
  %call23.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add22.i, i32 noundef 0) #7
  %dec.i = add i32 %loop.1.i, -1
  %tobool24.not.i = icmp eq i32 %dec.i, 0
  br i1 %tobool24.not.i, label %while.end.i, label %if.end17.i.while.cond.i_crit_edge

if.end17.i.while.cond.i_crit_edge:                ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i

while.end.i:                                      ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #9
  %and28.i = and i32 %call23.i, 7
  %call29.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.31, i32 noundef 2, i32 noundef %and28.i) #10
  br label %cleanup

if.end36.i:                                       ; preds = %while.cond.i
  %130 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx44.i = getelementptr i32, ptr %131, i32 1
  %132 = ptrtoint ptr %arrayidx44.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %arrayidx44.i, align 4
  %add45.i = add i32 %133, 1193
  %call46.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add45.i, i32 noundef 0) #7
  %134 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond49.i

while.cond49.i:                                   ; preds = %if.end59.i.while.cond49.i_crit_edge, %if.end36.i
  %old_39.0.i = phi i32 [ 0, %if.end36.i ], [ %old_39.1.i, %if.end59.i.while.cond49.i_crit_edge ]
  %tmp_40.0.i = phi i32 [ %call46.i, %if.end36.i ], [ %call65.i, %if.end59.i.while.cond49.i_crit_edge ]
  %loop47.0.i = phi i32 [ %135, %if.end36.i ], [ %dec66.i, %if.end59.i.while.cond49.i_crit_edge ]
  %and50.i = and i32 %tmp_40.0.i, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %and50.i)
  %cmp51.not.i = icmp eq i32 %and50.i, 15
  br i1 %cmp51.not.i, label %if.end82.i, label %while.body53.i

while.body53.i:                                   ; preds = %while.cond49.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_39.0.i, i32 %tmp_40.0.i)
  %cmp54.not.i = icmp eq i32 %old_39.0.i, %tmp_40.0.i
  br i1 %cmp54.not.i, label %if.else58.i, label %if.then56.i

if.then56.i:                                      ; preds = %while.body53.i
  call void @__sanitizer_cov_trace_pc() #9
  %136 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end59.i

if.else58.i:                                      ; preds = %while.body53.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %138 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %138(i32 noundef 214748) #7
  br label %if.end59.i

if.end59.i:                                       ; preds = %if.else58.i, %if.then56.i
  %old_39.1.i = phi i32 [ %tmp_40.0.i, %if.then56.i ], [ %old_39.0.i, %if.else58.i ]
  %loop47.1.i = phi i32 [ %137, %if.then56.i ], [ %loop47.0.i, %if.else58.i ]
  %139 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx63.i = getelementptr i32, ptr %140, i32 1
  %141 = ptrtoint ptr %arrayidx63.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %arrayidx63.i, align 4
  %add64.i = add i32 %142, 1193
  %call65.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add64.i, i32 noundef 0) #7
  %dec66.i = add i32 %loop47.1.i, -1
  %tobool67.not.i = icmp eq i32 %dec66.i, 0
  br i1 %tobool67.not.i, label %while.end76.i, label %if.end59.i.while.cond49.i_crit_edge

if.end59.i.while.cond49.i_crit_edge:              ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond49.i

while.end76.i:                                    ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  %and73.i = and i32 %call65.i, 15
  %call74.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.37, i32 noundef 15, i32 noundef %and73.i) #10
  br label %cleanup

if.end82.i:                                       ; preds = %while.cond49.i
  %143 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %virt, align 8
  %and83.i = and i32 %144, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and83.i)
  %tobool84.not.i = icmp eq i32 %and83.i, 0
  br i1 %tobool84.not.i, label %if.end82.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.end82.i.cond.false.i_crit_edge:                ; preds = %if.end82.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.end82.i
  %145 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %funcs.i.i, align 4
  %tobool85.not.i = icmp eq ptr %146, null
  br i1 %tobool85.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true86.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true86.i:                                ; preds = %land.lhs.true.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %146, i32 0, i32 13
  %147 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool90.not.i = icmp eq ptr %148, null
  br i1 %tobool90.not.i, label %land.lhs.true86.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true86.i.cond.false.i_crit_edge:         ; preds = %land.lhs.true86.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true86.i
  call void @__sanitizer_cov_trace_pc() #9
  %149 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx98.i = getelementptr i32, ptr %150, i32 1
  %151 = ptrtoint ptr %arrayidx98.i to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %arrayidx98.i, align 4
  %add99.i = add i32 %152, 1190
  %call100.i = tail call i32 %148(ptr noundef %handle, i32 noundef %add99.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true86.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.end82.i.cond.false.i_crit_edge
  %153 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx104.i = getelementptr i32, ptr %154, i32 1
  %155 = ptrtoint ptr %arrayidx104.i to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %arrayidx104.i, align 4
  %add105.i = add i32 %156, 1190
  %call106.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add105.i, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %cond.i = phi i32 [ %call100.i, %cond.true.i ], [ %call106.i, %cond.false.i ]
  %or.i = or i32 %cond.i, 256
  %157 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %virt, align 8
  %and109.i = and i32 %158, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and109.i)
  %tobool110.not.i = icmp eq i32 %and109.i, 0
  br i1 %tobool110.not.i, label %cond.end.i.cond.false131.i_crit_edge, label %land.lhs.true111.i

cond.end.i.cond.false131.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

land.lhs.true111.i:                               ; preds = %cond.end.i
  %159 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %funcs.i.i, align 4
  %tobool115.not.i = icmp eq ptr %160, null
  br i1 %tobool115.not.i, label %land.lhs.true111.i.cond.false131.i_crit_edge, label %land.lhs.true116.i

land.lhs.true111.i.cond.false131.i_crit_edge:     ; preds = %land.lhs.true111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

land.lhs.true116.i:                               ; preds = %land.lhs.true111.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %160, i32 0, i32 12
  %161 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool120.not.i = icmp eq ptr %162, null
  br i1 %tobool120.not.i, label %land.lhs.true116.i.cond.false131.i_crit_edge, label %cond.true121.i

land.lhs.true116.i.cond.false131.i_crit_edge:     ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

cond.true121.i:                                   ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  %163 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx129.i = getelementptr i32, ptr %164, i32 1
  %165 = ptrtoint ptr %arrayidx129.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load i32, ptr %arrayidx129.i, align 4
  %add130.i = add i32 %166, 1190
  tail call void %162(ptr noundef %handle, i32 noundef %add130.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end137.i

cond.false131.i:                                  ; preds = %land.lhs.true116.i.cond.false131.i_crit_edge, %land.lhs.true111.i.cond.false131.i_crit_edge, %cond.end.i.cond.false131.i_crit_edge
  %167 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx135.i = getelementptr i32, ptr %168, i32 1
  %169 = ptrtoint ptr %arrayidx135.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %arrayidx135.i, align 4
  %add136.i = add i32 %170, 1190
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add136.i, i32 noundef %or.i, i32 noundef 0) #7
  br label %cond.end137.i

cond.end137.i:                                    ; preds = %cond.false131.i, %cond.true121.i
  %171 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx145.i = getelementptr i32, ptr %172, i32 1
  %173 = ptrtoint ptr %arrayidx145.i to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load i32, ptr %arrayidx145.i, align 4
  %add146.i = add i32 %174, 1193
  %call147.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add146.i, i32 noundef 0) #7
  %175 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond150.i

while.cond150.i:                                  ; preds = %if.end160.i.while.cond150.i_crit_edge, %cond.end137.i
  %old_140.0.i = phi i32 [ 0, %cond.end137.i ], [ %old_140.1.i, %if.end160.i.while.cond150.i_crit_edge ]
  %tmp_141.0.i = phi i32 [ %call147.i, %cond.end137.i ], [ %call166.i, %if.end160.i.while.cond150.i_crit_edge ]
  %loop148.0.i = phi i32 [ %176, %cond.end137.i ], [ %dec167.i, %if.end160.i.while.cond150.i_crit_edge ]
  %and151.i = and i32 %tmp_141.0.i, 576
  call void @__sanitizer_cov_trace_const_cmp4(i32 576, i32 %and151.i)
  %cmp152.not.i = icmp eq i32 %and151.i, 576
  br i1 %cmp152.not.i, label %do.body184.i, label %while.body154.i

while.body154.i:                                  ; preds = %while.cond150.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_140.0.i, i32 %tmp_141.0.i)
  %cmp155.not.i = icmp eq i32 %old_140.0.i, %tmp_141.0.i
  br i1 %cmp155.not.i, label %if.else159.i, label %if.then157.i

if.then157.i:                                     ; preds = %while.body154.i
  call void @__sanitizer_cov_trace_pc() #9
  %177 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end160.i

if.else159.i:                                     ; preds = %while.body154.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %179 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %179(i32 noundef 214748) #7
  br label %if.end160.i

if.end160.i:                                      ; preds = %if.else159.i, %if.then157.i
  %old_140.1.i = phi i32 [ %tmp_141.0.i, %if.then157.i ], [ %old_140.0.i, %if.else159.i ]
  %loop148.1.i = phi i32 [ %178, %if.then157.i ], [ %loop148.0.i, %if.else159.i ]
  %180 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx164.i = getelementptr i32, ptr %181, i32 1
  %182 = ptrtoint ptr %arrayidx164.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %arrayidx164.i, align 4
  %add165.i = add i32 %183, 1193
  %call166.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add165.i, i32 noundef 0) #7
  %dec167.i = add i32 %loop148.1.i, -1
  %tobool168.not.i = icmp eq i32 %dec167.i, 0
  br i1 %tobool168.not.i, label %while.end177.i, label %if.end160.i.while.cond150.i_crit_edge

if.end160.i.while.cond150.i_crit_edge:            ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond150.i

while.end177.i:                                   ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #9
  %and174.i = and i32 %call166.i, 576
  %call175.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0427.i, ptr noundef nonnull @.str.37, i32 noundef 576, i32 noundef %and174.i) #10
  br label %cleanup

do.body184.i:                                     ; preds = %while.cond150.i
  %184 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx189.i = getelementptr i32, ptr %185, i32 1
  %186 = ptrtoint ptr %arrayidx189.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %arrayidx189.i, align 4
  %add190.i = add i32 %187, 198
  %call191.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add190.i, i32 noundef 0) #7
  %or193.i = or i32 %call191.i, 8
  %188 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx197.i = getelementptr i32, ptr %189, i32 1
  %190 = ptrtoint ptr %arrayidx197.i to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %arrayidx197.i, align 4
  %add198.i = add i32 %191, 198
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add198.i, i32 noundef %or193.i, i32 noundef 0) #7
  %192 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx206.i = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx206.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx206.i, align 4
  %add207.i = add i32 %195, 342
  %call208.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add207.i, i32 noundef 0) #7
  %or210.i = or i32 %call208.i, 268435456
  %196 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx214.i = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx214.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx214.i, align 4
  %add215.i = add i32 %199, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add215.i, i32 noundef %or210.i, i32 noundef 0) #7
  %200 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx223.i = getelementptr i32, ptr %201, i32 1
  %202 = ptrtoint ptr %arrayidx223.i to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %arrayidx223.i, align 4
  %add224.i = add i32 %203, 342
  %call225.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add224.i, i32 noundef 0) #7
  %and226.i = and i32 %call225.i, -513
  %204 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx231.i = getelementptr i32, ptr %205, i32 1
  %206 = ptrtoint ptr %arrayidx231.i to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %arrayidx231.i, align 4
  %add232.i = add i32 %207, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add232.i, i32 noundef %and226.i, i32 noundef 0) #7
  %208 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %virt, align 8
  %and237.i = and i32 %209, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and237.i)
  %tobool238.not.i = icmp eq i32 %and237.i, 0
  br i1 %tobool238.not.i, label %do.body184.i.cond.false260.i_crit_edge, label %land.lhs.true239.i

do.body184.i.cond.false260.i_crit_edge:           ; preds = %do.body184.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

land.lhs.true239.i:                               ; preds = %do.body184.i
  %210 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %funcs.i.i, align 4
  %tobool243.not.i = icmp eq ptr %211, null
  br i1 %tobool243.not.i, label %land.lhs.true239.i.cond.false260.i_crit_edge, label %land.lhs.true244.i

land.lhs.true239.i.cond.false260.i_crit_edge:     ; preds = %land.lhs.true239.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

land.lhs.true244.i:                               ; preds = %land.lhs.true239.i
  %sriov_wreg248.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %211, i32 0, i32 12
  %212 = ptrtoint ptr %sriov_wreg248.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %sriov_wreg248.i, align 4
  %tobool249.not.i = icmp eq ptr %213, null
  br i1 %tobool249.not.i, label %land.lhs.true244.i.cond.false260.i_crit_edge, label %cond.true250.i

land.lhs.true244.i.cond.false260.i_crit_edge:     ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

cond.true250.i:                                   ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  %214 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx258.i = getelementptr i32, ptr %215, i32 1
  %216 = ptrtoint ptr %arrayidx258.i to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %arrayidx258.i, align 4
  %add259.i = add i32 %217, 128
  tail call void %213(ptr noundef %handle, i32 noundef %add259.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end266.i

cond.false260.i:                                  ; preds = %land.lhs.true244.i.cond.false260.i_crit_edge, %land.lhs.true239.i.cond.false260.i_crit_edge, %do.body184.i.cond.false260.i_crit_edge
  %218 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx264.i = getelementptr i32, ptr %219, i32 1
  %220 = ptrtoint ptr %arrayidx264.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %arrayidx264.i, align 4
  %add265.i = add i32 %221, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add265.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end266.i

cond.end266.i:                                    ; preds = %cond.false260.i, %cond.true250.i
  tail call fastcc void @vcn_v2_5_enable_clock_gating(ptr noundef %handle) #7
  %222 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx272.i = getelementptr i32, ptr %223, i32 1
  %224 = ptrtoint ptr %arrayidx272.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %arrayidx272.i, align 4
  %add273.i = add i32 %225, 4
  %call274.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add273.i, i32 noundef 0) #7
  %or276.i = or i32 %call274.i, 3
  br label %for.inc.sink.split.i

for.inc.sink.split.i:                             ; preds = %cond.end266.i, %vcn_v2_5_stop_dpg_mode.exit.i
  %or276.sink.i = phi i32 [ %or276.i, %cond.end266.i ], [ %and287.i.i, %vcn_v2_5_stop_dpg_mode.exit.i ]
  %226 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx280.i = getelementptr i32, ptr %227, i32 1
  %228 = ptrtoint ptr %arrayidx280.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %arrayidx280.i, align 4
  %add281.i = add i32 %229, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add281.i, i32 noundef %or276.sink.i, i32 noundef 0) #7
  br label %for.inc.i

for.inc.i:                                        ; preds = %for.inc.sink.split.i, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.0427.i, 1
  %230 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %230)
  %231 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %231 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.for.end.i_crit_edge

for.inc.i.for.end.i_crit_edge:                    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.end.i:                                        ; preds = %for.inc.i.for.end.i_crit_edge, %if.then4.for.end.i_crit_edge
  %dpm_enabled.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %232 = ptrtoint ptr %dpm_enabled.i to i32
  call void @__asan_load1_noabort(i32 %232)
  %233 = load i8, ptr %dpm_enabled.i, align 8, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %233)
  %tobool284.not.i = icmp eq i8 %233, 0
  br i1 %tobool284.not.i, label %for.end.i.if.then8_crit_edge, label %if.then285.i

for.end.i.if.then8_crit_edge:                     ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

if.then285.i:                                     ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext false) #7
  br label %if.then8

if.else:                                          ; preds = %if.end2
  %dpm_enabled.i20 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %234 = ptrtoint ptr %dpm_enabled.i20 to i32
  call void @__asan_load1_noabort(i32 %234)
  %235 = load i8, ptr %dpm_enabled.i20, align 8, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %235)
  %tobool.not.i21 = icmp eq i8 %235, 0
  br i1 %tobool.not.i21, label %if.else.if.end.i23_crit_edge, label %if.then.i

if.else.if.end.i23_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i23

if.then.i:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext true) #7
  br label %if.end.i23

if.end.i23:                                       ; preds = %if.then.i, %if.else.if.end.i23_crit_edge
  %num_vcn_inst.i22 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %236 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %236)
  %237 = load i8, ptr %num_vcn_inst.i22, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %237)
  %cmp1922.not.i = icmp eq i8 %237, 0
  br i1 %cmp1922.not.i, label %if.end.i23.for.end.i42_crit_edge, label %for.body.lr.ph.i26

if.end.i23.for.end.i42_crit_edge:                 ; preds = %if.end.i23
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i42

for.body.lr.ph.i26:                               ; preds = %if.end.i23
  %harvest_config.i24 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %pg_flags.i25 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %indirect_sram.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 5
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body.i29

for.body.i29:                                     ; preds = %for.inc.i41.for.body.i29_crit_edge, %for.body.lr.ph.i26
  %i.01924.i = phi i32 [ 0, %for.body.lr.ph.i26 ], [ %inc.i38, %for.inc.i41.for.body.i29_crit_edge ]
  %238 = ptrtoint ptr %harvest_config.i24 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load i32, ptr %harvest_config.i24, align 4
  %shl.i27 = shl nuw i32 1, %i.01924.i
  %and.i28 = and i32 %239, %shl.i27
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i28)
  %tobool3.not.i = icmp eq i32 %and.i28, 0
  br i1 %tobool3.not.i, label %if.end5.i, label %for.body.i29.for.inc.i41_crit_edge

for.body.i29.for.inc.i41_crit_edge:               ; preds = %for.body.i29
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i41

if.end5.i:                                        ; preds = %for.body.i29
  %240 = ptrtoint ptr %pg_flags.i25 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %pg_flags.i25, align 4
  %and6.i = and i32 %241, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i)
  %tobool7.not.i = icmp eq i32 %and6.i, 0
  br i1 %tobool7.not.i, label %do.body.i, label %if.then8.i

if.then8.i:                                       ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #9
  %242 = ptrtoint ptr %indirect_sram.i to i32
  call void @__asan_load1_noabort(i32 %242)
  %243 = load i8, ptr %indirect_sram.i, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %243)
  %tobool10.i = icmp ne i8 %243, 0
  tail call fastcc void @vcn_v2_5_start_dpg_mode(ptr noundef %handle, i32 noundef %i.01924.i, i1 noundef zeroext %tobool10.i) #7
  br label %for.inc.i41

do.body.i:                                        ; preds = %if.end5.i
  %arrayidx12.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01924.i
  %244 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx13.i = getelementptr i32, ptr %245, i32 1
  %246 = ptrtoint ptr %arrayidx13.i to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %arrayidx13.i, align 4
  %add.i30 = add i32 %247, 4
  %call14.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i30, i32 noundef 0) #7
  %and15.i = and i32 %call14.i, -4
  %248 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx19.i = getelementptr i32, ptr %249, i32 1
  %250 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %arrayidx19.i, align 4
  %add20.i = add i32 %251, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add20.i, i32 noundef %and15.i, i32 noundef 0) #7
  %252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %virt, align 8
  %and21.i = and i32 %253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and21.i)
  %tobool22.not.i = icmp eq i32 %and21.i, 0
  br i1 %tobool22.not.i, label %do.body.i.cond.false.i34_crit_edge, label %land.lhs.true.i31

do.body.i.cond.false.i34_crit_edge:               ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i34

land.lhs.true.i31:                                ; preds = %do.body.i
  %254 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %funcs.i, align 4
  %tobool23.not.i = icmp eq ptr %255, null
  br i1 %tobool23.not.i, label %land.lhs.true.i31.cond.false.i34_crit_edge, label %land.lhs.true24.i

land.lhs.true.i31.cond.false.i34_crit_edge:       ; preds = %land.lhs.true.i31
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i34

land.lhs.true24.i:                                ; preds = %land.lhs.true.i31
  %sriov_rreg.i32 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %255, i32 0, i32 13
  %256 = ptrtoint ptr %sriov_rreg.i32 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %sriov_rreg.i32, align 4
  %tobool28.not.i = icmp eq ptr %257, null
  br i1 %tobool28.not.i, label %land.lhs.true24.i.cond.false.i34_crit_edge, label %cond.true.i33

land.lhs.true24.i.cond.false.i34_crit_edge:       ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i34

cond.true.i33:                                    ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #9
  %258 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx36.i = getelementptr i32, ptr %259, i32 1
  %260 = ptrtoint ptr %arrayidx36.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %arrayidx36.i, align 4
  %add37.i = add i32 %261, 128
  %call38.i = tail call i32 %257(ptr noundef %handle, i32 noundef %add37.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i36

cond.false.i34:                                   ; preds = %land.lhs.true24.i.cond.false.i34_crit_edge, %land.lhs.true.i31.cond.false.i34_crit_edge, %do.body.i.cond.false.i34_crit_edge
  %262 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx42.i = getelementptr i32, ptr %263, i32 1
  %264 = ptrtoint ptr %arrayidx42.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %arrayidx42.i, align 4
  %add43.i = add i32 %265, 128
  %call44.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add43.i, i32 noundef 0) #7
  br label %cond.end.i36

cond.end.i36:                                     ; preds = %cond.false.i34, %cond.true.i33
  %cond.i35 = phi i32 [ %call38.i, %cond.true.i33 ], [ %call44.i, %cond.false.i34 ]
  %or45.i = or i32 %cond.i35, 4
  %266 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %virt, align 8
  %and48.i = and i32 %267, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and48.i)
  %tobool49.not.i = icmp eq i32 %and48.i, 0
  br i1 %tobool49.not.i, label %cond.end.i36.cond.false70.i_crit_edge, label %land.lhs.true50.i

cond.end.i36.cond.false70.i_crit_edge:            ; preds = %cond.end.i36
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i

land.lhs.true50.i:                                ; preds = %cond.end.i36
  %268 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %funcs.i, align 4
  %tobool54.not.i = icmp eq ptr %269, null
  br i1 %tobool54.not.i, label %land.lhs.true50.i.cond.false70.i_crit_edge, label %land.lhs.true55.i

land.lhs.true50.i.cond.false70.i_crit_edge:       ; preds = %land.lhs.true50.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i

land.lhs.true55.i:                                ; preds = %land.lhs.true50.i
  %sriov_wreg.i37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %269, i32 0, i32 12
  %270 = ptrtoint ptr %sriov_wreg.i37 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %sriov_wreg.i37, align 4
  %tobool59.not.i = icmp eq ptr %271, null
  br i1 %tobool59.not.i, label %land.lhs.true55.i.cond.false70.i_crit_edge, label %cond.true60.i

land.lhs.true55.i.cond.false70.i_crit_edge:       ; preds = %land.lhs.true55.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i

cond.true60.i:                                    ; preds = %land.lhs.true55.i
  call void @__sanitizer_cov_trace_pc() #9
  %272 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx68.i = getelementptr i32, ptr %273, i32 1
  %274 = ptrtoint ptr %arrayidx68.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %arrayidx68.i, align 4
  %add69.i = add i32 %275, 128
  tail call void %271(ptr noundef %handle, i32 noundef %add69.i, i32 noundef %or45.i, i32 noundef 0, i32 noundef 16) #7
  br label %for.inc.i41

cond.false70.i:                                   ; preds = %land.lhs.true55.i.cond.false70.i_crit_edge, %land.lhs.true50.i.cond.false70.i_crit_edge, %cond.end.i36.cond.false70.i_crit_edge
  %276 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %arrayidx12.i, align 4
  %arrayidx74.i = getelementptr i32, ptr %277, i32 1
  %278 = ptrtoint ptr %arrayidx74.i to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %arrayidx74.i, align 4
  %add75.i = add i32 %279, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add75.i, i32 noundef %or45.i, i32 noundef 0) #7
  br label %for.inc.i41

for.inc.i41:                                      ; preds = %cond.false70.i, %cond.true60.i, %if.then8.i, %for.body.i29.for.inc.i41_crit_edge
  %inc.i38 = add nuw nsw i32 %i.01924.i, 1
  %280 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %280)
  %281 = load i8, ptr %num_vcn_inst.i22, align 1
  %conv.i39 = zext i8 %281 to i32
  %cmp.i40 = icmp ult i32 %inc.i38, %conv.i39
  br i1 %cmp.i40, label %for.inc.i41.for.body.i29_crit_edge, label %for.inc.i41.for.end.i42_crit_edge

for.inc.i41.for.end.i42_crit_edge:                ; preds = %for.inc.i41
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i42

for.inc.i41.for.body.i29_crit_edge:               ; preds = %for.inc.i41
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i29

for.end.i42:                                      ; preds = %for.inc.i41.for.end.i42_crit_edge, %if.end.i23.for.end.i42_crit_edge
  %pg_flags77.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %282 = ptrtoint ptr %pg_flags77.i to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load i32, ptr %pg_flags77.i, align 4
  %and78.i = and i32 %283, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and78.i)
  %tobool79.not.i = icmp eq i32 %and78.i, 0
  br i1 %tobool79.not.i, label %if.end81.i, label %for.end.i42.if.then8_crit_edge

for.end.i42.if.then8_crit_edge:                   ; preds = %for.end.i42
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

if.end81.i:                                       ; preds = %for.end.i42
  tail call fastcc void @vcn_v2_5_disable_clock_gating(ptr noundef %handle) #7
  %284 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %284)
  %285 = load i8, ptr %num_vcn_inst.i22, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %285)
  %cmp861928.not.i = icmp eq i8 %285, 0
  br i1 %cmp861928.not.i, label %if.end81.i.if.then8_crit_edge, label %for.body88.lr.ph.i

if.end81.i.if.then8_crit_edge:                    ; preds = %if.end81.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

for.body88.lr.ph.i:                               ; preds = %if.end81.i
  %harvest_config90.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %funcs137.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body88.i

for.body88.i:                                     ; preds = %for.inc373.i.for.body88.i_crit_edge, %for.body88.lr.ph.i
  %i.11929.i = phi i32 [ 0, %for.body88.lr.ph.i ], [ %inc374.i, %for.inc373.i.for.body88.i_crit_edge ]
  %286 = ptrtoint ptr %harvest_config90.i to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load i32, ptr %harvest_config90.i, align 4
  %shl91.i = shl nuw i32 1, %i.11929.i
  %and92.i = and i32 %287, %shl91.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and92.i)
  %tobool93.not.i = icmp eq i32 %and92.i, 0
  br i1 %tobool93.not.i, label %do.body96.i, label %for.body88.i.for.inc373.i_crit_edge

for.body88.i.for.inc373.i_crit_edge:              ; preds = %for.body88.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc373.i

do.body96.i:                                      ; preds = %for.body88.i
  %arrayidx100.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.11929.i
  %288 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx101.i = getelementptr i32, ptr %289, i32 1
  %290 = ptrtoint ptr %arrayidx101.i to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %arrayidx101.i, align 4
  %add102.i = add i32 %291, 342
  %call103.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add102.i, i32 noundef 0) #7
  %or105.i = or i32 %call103.i, 512
  %292 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx109.i = getelementptr i32, ptr %293, i32 1
  %294 = ptrtoint ptr %arrayidx109.i to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %arrayidx109.i, align 4
  %add110.i = add i32 %295, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add110.i, i32 noundef %or105.i, i32 noundef 0) #7
  %296 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx118.i = getelementptr i32, ptr %297, i32 1
  %298 = ptrtoint ptr %arrayidx118.i to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load i32, ptr %arrayidx118.i, align 4
  %add119.i = add i32 %299, 161
  %call120.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add119.i, i32 noundef 0) #7
  %and121.i = and i32 %call120.i, -3
  %300 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx126.i = getelementptr i32, ptr %301, i32 1
  %302 = ptrtoint ptr %arrayidx126.i to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %arrayidx126.i, align 4
  %add127.i = add i32 %303, 161
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add127.i, i32 noundef %and121.i, i32 noundef 0) #7
  %304 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %virt, align 8
  %and132.i = and i32 %305, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and132.i)
  %tobool133.not.i = icmp eq i32 %and132.i, 0
  br i1 %tobool133.not.i, label %do.body96.i.cond.false156.i_crit_edge, label %land.lhs.true134.i

do.body96.i.cond.false156.i_crit_edge:            ; preds = %do.body96.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false156.i

land.lhs.true134.i:                               ; preds = %do.body96.i
  %306 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %funcs137.i, align 4
  %tobool138.not.i = icmp eq ptr %307, null
  br i1 %tobool138.not.i, label %land.lhs.true134.i.cond.false156.i_crit_edge, label %land.lhs.true139.i

land.lhs.true134.i.cond.false156.i_crit_edge:     ; preds = %land.lhs.true134.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false156.i

land.lhs.true139.i:                               ; preds = %land.lhs.true134.i
  %sriov_rreg143.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %307, i32 0, i32 13
  %308 = ptrtoint ptr %sriov_rreg143.i to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %sriov_rreg143.i, align 4
  %tobool144.not.i = icmp eq ptr %309, null
  br i1 %tobool144.not.i, label %land.lhs.true139.i.cond.false156.i_crit_edge, label %cond.true145.i

land.lhs.true139.i.cond.false156.i_crit_edge:     ; preds = %land.lhs.true139.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false156.i

cond.true145.i:                                   ; preds = %land.lhs.true139.i
  call void @__sanitizer_cov_trace_pc() #9
  %310 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx153.i = getelementptr i32, ptr %311, i32 1
  %312 = ptrtoint ptr %arrayidx153.i to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %arrayidx153.i, align 4
  %add154.i = add i32 %313, 1192
  %call155.i = tail call i32 %309(ptr noundef %handle, i32 noundef %add154.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end163.i

cond.false156.i:                                  ; preds = %land.lhs.true139.i.cond.false156.i_crit_edge, %land.lhs.true134.i.cond.false156.i_crit_edge, %do.body96.i.cond.false156.i_crit_edge
  %314 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx160.i = getelementptr i32, ptr %315, i32 1
  %316 = ptrtoint ptr %arrayidx160.i to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load i32, ptr %arrayidx160.i, align 4
  %add161.i = add i32 %317, 1192
  %call162.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add161.i, i32 noundef 0) #7
  br label %cond.end163.i

cond.end163.i:                                    ; preds = %cond.false156.i, %cond.true145.i
  %cond164.i = phi i32 [ %call155.i, %cond.true145.i ], [ %call162.i, %cond.false156.i ]
  %and165.i = and i32 %cond164.i, -256
  %318 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load i32, ptr %virt, align 8
  %and168.i = and i32 %319, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and168.i)
  %tobool169.not.i = icmp eq i32 %and168.i, 0
  br i1 %tobool169.not.i, label %cond.end163.i.cond.false196.i_crit_edge, label %land.lhs.true170.i

cond.end163.i.cond.false196.i_crit_edge:          ; preds = %cond.end163.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i

land.lhs.true170.i:                               ; preds = %cond.end163.i
  %320 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load ptr, ptr %funcs137.i, align 4
  %tobool174.not.i = icmp eq ptr %321, null
  br i1 %tobool174.not.i, label %land.lhs.true170.i.cond.false196.i_crit_edge, label %land.lhs.true175.i

land.lhs.true170.i.cond.false196.i_crit_edge:     ; preds = %land.lhs.true170.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i

land.lhs.true175.i:                               ; preds = %land.lhs.true170.i
  %sriov_wreg179.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %321, i32 0, i32 12
  %322 = ptrtoint ptr %sriov_wreg179.i to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %sriov_wreg179.i, align 4
  %tobool180.not.i = icmp eq ptr %323, null
  br i1 %tobool180.not.i, label %land.lhs.true175.i.cond.false196.i_crit_edge, label %cond.true181.i

land.lhs.true175.i.cond.false196.i_crit_edge:     ; preds = %land.lhs.true175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i

cond.true181.i:                                   ; preds = %land.lhs.true175.i
  call void @__sanitizer_cov_trace_pc() #9
  %324 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx189.i43 = getelementptr i32, ptr %325, i32 1
  %326 = ptrtoint ptr %arrayidx189.i43 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load i32, ptr %arrayidx189.i43, align 4
  %add190.i44 = add i32 %327, 1192
  %or195.i = or i32 %and165.i, 2109704
  tail call void %323(ptr noundef %handle, i32 noundef %add190.i44, i32 noundef %or195.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end207.i

cond.false196.i:                                  ; preds = %land.lhs.true175.i.cond.false196.i_crit_edge, %land.lhs.true170.i.cond.false196.i_crit_edge, %cond.end163.i.cond.false196.i_crit_edge
  %328 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx200.i = getelementptr i32, ptr %329, i32 1
  %330 = ptrtoint ptr %arrayidx200.i to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load i32, ptr %arrayidx200.i, align 4
  %add201.i = add i32 %331, 1192
  %or206.i = or i32 %and165.i, 2109704
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add201.i, i32 noundef %or206.i, i32 noundef 0) #7
  br label %cond.end207.i

cond.end207.i:                                    ; preds = %cond.false196.i, %cond.true181.i
  %332 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load i32, ptr %virt, align 8
  %and210.i = and i32 %333, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and210.i)
  %tobool211.not.i = icmp eq i32 %and210.i, 0
  br i1 %tobool211.not.i, label %cond.end207.i.cond.false234.i_crit_edge, label %land.lhs.true212.i

cond.end207.i.cond.false234.i_crit_edge:          ; preds = %cond.end207.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false234.i

land.lhs.true212.i:                               ; preds = %cond.end207.i
  %334 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load ptr, ptr %funcs137.i, align 4
  %tobool216.not.i = icmp eq ptr %335, null
  br i1 %tobool216.not.i, label %land.lhs.true212.i.cond.false234.i_crit_edge, label %land.lhs.true217.i

land.lhs.true212.i.cond.false234.i_crit_edge:     ; preds = %land.lhs.true212.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false234.i

land.lhs.true217.i:                               ; preds = %land.lhs.true212.i
  %sriov_rreg221.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %335, i32 0, i32 13
  %336 = ptrtoint ptr %sriov_rreg221.i to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load ptr, ptr %sriov_rreg221.i, align 4
  %tobool222.not.i = icmp eq ptr %337, null
  br i1 %tobool222.not.i, label %land.lhs.true217.i.cond.false234.i_crit_edge, label %cond.true223.i

land.lhs.true217.i.cond.false234.i_crit_edge:     ; preds = %land.lhs.true217.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false234.i

cond.true223.i:                                   ; preds = %land.lhs.true217.i
  call void @__sanitizer_cov_trace_pc() #9
  %338 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx231.i45 = getelementptr i32, ptr %339, i32 1
  %340 = ptrtoint ptr %arrayidx231.i45 to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load i32, ptr %arrayidx231.i45, align 4
  %add232.i46 = add i32 %341, 716
  %call233.i = tail call i32 %337(ptr noundef %handle, i32 noundef %add232.i46, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end241.i

cond.false234.i:                                  ; preds = %land.lhs.true217.i.cond.false234.i_crit_edge, %land.lhs.true212.i.cond.false234.i_crit_edge, %cond.end207.i.cond.false234.i_crit_edge
  %342 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx238.i = getelementptr i32, ptr %343, i32 1
  %344 = ptrtoint ptr %arrayidx238.i to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load i32, ptr %arrayidx238.i, align 4
  %add239.i = add i32 %345, 716
  %call240.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add239.i, i32 noundef 0) #7
  br label %cond.end241.i

cond.end241.i:                                    ; preds = %cond.false234.i, %cond.true223.i
  %cond242.i = phi i32 [ %call233.i, %cond.true223.i ], [ %call240.i, %cond.false234.i ]
  %and243.i = and i32 %cond242.i, -57
  %or244.i = or i32 %and243.i, 16
  %346 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %346)
  %347 = load i32, ptr %virt, align 8
  %and247.i = and i32 %347, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and247.i)
  %tobool248.not.i = icmp eq i32 %and247.i, 0
  br i1 %tobool248.not.i, label %cond.end241.i.cond.false270.i_crit_edge, label %land.lhs.true249.i

cond.end241.i.cond.false270.i_crit_edge:          ; preds = %cond.end241.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false270.i

land.lhs.true249.i:                               ; preds = %cond.end241.i
  %348 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load ptr, ptr %funcs137.i, align 4
  %tobool253.not.i = icmp eq ptr %349, null
  br i1 %tobool253.not.i, label %land.lhs.true249.i.cond.false270.i_crit_edge, label %land.lhs.true254.i

land.lhs.true249.i.cond.false270.i_crit_edge:     ; preds = %land.lhs.true249.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false270.i

land.lhs.true254.i:                               ; preds = %land.lhs.true249.i
  %sriov_wreg258.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %349, i32 0, i32 12
  %350 = ptrtoint ptr %sriov_wreg258.i to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load ptr, ptr %sriov_wreg258.i, align 4
  %tobool259.not.i = icmp eq ptr %351, null
  br i1 %tobool259.not.i, label %land.lhs.true254.i.cond.false270.i_crit_edge, label %cond.true260.i

land.lhs.true254.i.cond.false270.i_crit_edge:     ; preds = %land.lhs.true254.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false270.i

cond.true260.i:                                   ; preds = %land.lhs.true254.i
  call void @__sanitizer_cov_trace_pc() #9
  %352 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %352)
  %353 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx268.i = getelementptr i32, ptr %353, i32 1
  %354 = ptrtoint ptr %arrayidx268.i to i32
  call void @__asan_load4_noabort(i32 %354)
  %355 = load i32, ptr %arrayidx268.i, align 4
  %add269.i = add i32 %355, 716
  tail call void %351(ptr noundef %handle, i32 noundef %add269.i, i32 noundef %or244.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end276.i

cond.false270.i:                                  ; preds = %land.lhs.true254.i.cond.false270.i_crit_edge, %land.lhs.true249.i.cond.false270.i_crit_edge, %cond.end241.i.cond.false270.i_crit_edge
  %356 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx274.i = getelementptr i32, ptr %357, i32 1
  %358 = ptrtoint ptr %arrayidx274.i to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load i32, ptr %arrayidx274.i, align 4
  %add275.i = add i32 %359, 716
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add275.i, i32 noundef %or244.i, i32 noundef 0) #7
  br label %cond.end276.i

cond.end276.i:                                    ; preds = %cond.false270.i, %cond.true260.i
  %360 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load i32, ptr %virt, align 8
  %and279.i = and i32 %361, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and279.i)
  %tobool280.not.i = icmp eq i32 %and279.i, 0
  br i1 %tobool280.not.i, label %cond.end276.i.cond.false302.i_crit_edge, label %land.lhs.true281.i

cond.end276.i.cond.false302.i_crit_edge:          ; preds = %cond.end276.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false302.i

land.lhs.true281.i:                               ; preds = %cond.end276.i
  %362 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load ptr, ptr %funcs137.i, align 4
  %tobool285.not.i = icmp eq ptr %363, null
  br i1 %tobool285.not.i, label %land.lhs.true281.i.cond.false302.i_crit_edge, label %land.lhs.true286.i

land.lhs.true281.i.cond.false302.i_crit_edge:     ; preds = %land.lhs.true281.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false302.i

land.lhs.true286.i:                               ; preds = %land.lhs.true281.i
  %sriov_wreg290.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %363, i32 0, i32 12
  %364 = ptrtoint ptr %sriov_wreg290.i to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %sriov_wreg290.i, align 4
  %tobool291.not.i = icmp eq ptr %365, null
  br i1 %tobool291.not.i, label %land.lhs.true286.i.cond.false302.i_crit_edge, label %cond.true292.i

land.lhs.true286.i.cond.false302.i_crit_edge:     ; preds = %land.lhs.true286.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false302.i

cond.true292.i:                                   ; preds = %land.lhs.true286.i
  call void @__sanitizer_cov_trace_pc() #9
  %366 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %366)
  %367 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx300.i = getelementptr i32, ptr %367, i32 1
  %368 = ptrtoint ptr %arrayidx300.i to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load i32, ptr %arrayidx300.i, align 4
  %add301.i = add i32 %369, 718
  tail call void %365(ptr noundef %handle, i32 noundef %add301.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end308.i

cond.false302.i:                                  ; preds = %land.lhs.true286.i.cond.false302.i_crit_edge, %land.lhs.true281.i.cond.false302.i_crit_edge, %cond.end276.i.cond.false302.i_crit_edge
  %370 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx306.i = getelementptr i32, ptr %371, i32 1
  %372 = ptrtoint ptr %arrayidx306.i to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load i32, ptr %arrayidx306.i, align 4
  %add307.i = add i32 %373, 718
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add307.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end308.i

cond.end308.i:                                    ; preds = %cond.false302.i, %cond.true292.i
  %374 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load i32, ptr %virt, align 8
  %and311.i = and i32 %375, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and311.i)
  %tobool312.not.i = icmp eq i32 %and311.i, 0
  br i1 %tobool312.not.i, label %cond.end308.i.cond.false334.i_crit_edge, label %land.lhs.true313.i

cond.end308.i.cond.false334.i_crit_edge:          ; preds = %cond.end308.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false334.i

land.lhs.true313.i:                               ; preds = %cond.end308.i
  %376 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %funcs137.i, align 4
  %tobool317.not.i = icmp eq ptr %377, null
  br i1 %tobool317.not.i, label %land.lhs.true313.i.cond.false334.i_crit_edge, label %land.lhs.true318.i

land.lhs.true313.i.cond.false334.i_crit_edge:     ; preds = %land.lhs.true313.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false334.i

land.lhs.true318.i:                               ; preds = %land.lhs.true313.i
  %sriov_wreg322.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %377, i32 0, i32 12
  %378 = ptrtoint ptr %sriov_wreg322.i to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load ptr, ptr %sriov_wreg322.i, align 4
  %tobool323.not.i = icmp eq ptr %379, null
  br i1 %tobool323.not.i, label %land.lhs.true318.i.cond.false334.i_crit_edge, label %cond.true324.i

land.lhs.true318.i.cond.false334.i_crit_edge:     ; preds = %land.lhs.true318.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false334.i

cond.true324.i:                                   ; preds = %land.lhs.true318.i
  call void @__sanitizer_cov_trace_pc() #9
  %380 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx332.i = getelementptr i32, ptr %381, i32 1
  %382 = ptrtoint ptr %arrayidx332.i to i32
  call void @__asan_load4_noabort(i32 %382)
  %383 = load i32, ptr %arrayidx332.i, align 4
  %add333.i = add i32 %383, 720
  tail call void %379(ptr noundef %handle, i32 noundef %add333.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end340.i

cond.false334.i:                                  ; preds = %land.lhs.true318.i.cond.false334.i_crit_edge, %land.lhs.true313.i.cond.false334.i_crit_edge, %cond.end308.i.cond.false334.i_crit_edge
  %384 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx338.i = getelementptr i32, ptr %385, i32 1
  %386 = ptrtoint ptr %arrayidx338.i to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load i32, ptr %arrayidx338.i, align 4
  %add339.i = add i32 %387, 720
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add339.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end340.i

cond.end340.i:                                    ; preds = %cond.false334.i, %cond.true324.i
  %388 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load i32, ptr %virt, align 8
  %and343.i = and i32 %389, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and343.i)
  %tobool344.not.i = icmp eq i32 %and343.i, 0
  br i1 %tobool344.not.i, label %cond.end340.i.cond.false366.i_crit_edge, label %land.lhs.true345.i

cond.end340.i.cond.false366.i_crit_edge:          ; preds = %cond.end340.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false366.i

land.lhs.true345.i:                               ; preds = %cond.end340.i
  %390 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %funcs137.i, align 4
  %tobool349.not.i = icmp eq ptr %391, null
  br i1 %tobool349.not.i, label %land.lhs.true345.i.cond.false366.i_crit_edge, label %land.lhs.true350.i

land.lhs.true345.i.cond.false366.i_crit_edge:     ; preds = %land.lhs.true345.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false366.i

land.lhs.true350.i:                               ; preds = %land.lhs.true345.i
  %sriov_wreg354.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %391, i32 0, i32 12
  %392 = ptrtoint ptr %sriov_wreg354.i to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load ptr, ptr %sriov_wreg354.i, align 4
  %tobool355.not.i = icmp eq ptr %393, null
  br i1 %tobool355.not.i, label %land.lhs.true350.i.cond.false366.i_crit_edge, label %cond.true356.i

land.lhs.true350.i.cond.false366.i_crit_edge:     ; preds = %land.lhs.true350.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false366.i

cond.true356.i:                                   ; preds = %land.lhs.true350.i
  call void @__sanitizer_cov_trace_pc() #9
  %394 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx364.i = getelementptr i32, ptr %395, i32 1
  %396 = ptrtoint ptr %arrayidx364.i to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load i32, ptr %arrayidx364.i, align 4
  %add365.i = add i32 %397, 722
  tail call void %393(ptr noundef %handle, i32 noundef %add365.i, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %for.inc373.i

cond.false366.i:                                  ; preds = %land.lhs.true350.i.cond.false366.i_crit_edge, %land.lhs.true345.i.cond.false366.i_crit_edge, %cond.end340.i.cond.false366.i_crit_edge
  %398 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %arrayidx100.i, align 4
  %arrayidx370.i = getelementptr i32, ptr %399, i32 1
  %400 = ptrtoint ptr %arrayidx370.i to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load i32, ptr %arrayidx370.i, align 4
  %add371.i = add i32 %401, 722
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add371.i, i32 noundef 136, i32 noundef 0) #7
  br label %for.inc373.i

for.inc373.i:                                     ; preds = %cond.false366.i, %cond.true356.i, %for.body88.i.for.inc373.i_crit_edge
  %inc374.i = add nuw nsw i32 %i.11929.i, 1
  %402 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %402)
  %403 = load i8, ptr %num_vcn_inst.i22, align 1
  %conv85.i = zext i8 %403 to i32
  %cmp86.i = icmp ult i32 %inc374.i, %conv85.i
  br i1 %cmp86.i, label %for.inc373.i.for.body88.i_crit_edge, label %for.end375.i

for.inc373.i.for.body88.i_crit_edge:              ; preds = %for.inc373.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body88.i

for.end375.i:                                     ; preds = %for.inc373.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %403)
  %phi.cmp.i = icmp eq i8 %403, 0
  %fw.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %404 = ptrtoint ptr %fw.i.i to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load ptr, ptr %fw.i.i, align 8
  %406 = ptrtoint ptr %405 to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %405, align 4
  %add2.i.i = add i32 %407, 4099
  %and.i.i47 = and i32 %add2.i.i, -4096
  br i1 %phi.cmp.i, label %for.end375.i.if.then8_crit_edge, label %for.body.lr.ph.i.i

for.end375.i.if.then8_crit_edge:                  ; preds = %for.end375.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

for.body.lr.ph.i.i:                               ; preds = %for.end375.i
  %firmware.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112
  %load_type.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.body.lr.ph.i.i
  %i.01027.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %408 = ptrtoint ptr %harvest_config90.i to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load i32, ptr %harvest_config90.i, align 4
  %shl.i.i = shl nuw i32 1, %i.01027.i.i
  %and6.i.i = and i32 %409, %shl.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i.i)
  %tobool.not.i.i48 = icmp eq i32 %and6.i.i, 0
  br i1 %tobool.not.i.i48, label %if.end.i.i49, label %for.body.i.i.for.inc.i.i_crit_edge

for.body.i.i.for.inc.i.i_crit_edge:               ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i.i

if.end.i.i49:                                     ; preds = %for.body.i.i
  %410 = ptrtoint ptr %load_type.i.i to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load i32, ptr %load_type.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %411)
  %cmp7.i.i = icmp eq i32 %411, 2
  %412 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load i32, ptr %virt, align 8
  %and10.i.i = and i32 %413, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10.i.i)
  %tobool11.not.i.i = icmp eq i32 %and10.i.i, 0
  br i1 %cmp7.i.i, label %if.then9.i.i, label %if.else.i.i57

if.then9.i.i:                                     ; preds = %if.end.i.i49
  br i1 %tobool11.not.i.i, label %if.then9.i.i.cond.false.i.i52_crit_edge, label %land.lhs.true.i.i50

if.then9.i.i.cond.false.i.i52_crit_edge:          ; preds = %if.then9.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i52

land.lhs.true.i.i50:                              ; preds = %if.then9.i.i
  %414 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load ptr, ptr %funcs137.i, align 4
  %tobool12.not.i.i = icmp eq ptr %415, null
  br i1 %tobool12.not.i.i, label %land.lhs.true.i.i50.cond.false.i.i52_crit_edge, label %land.lhs.true13.i.i

land.lhs.true.i.i50.cond.false.i.i52_crit_edge:   ; preds = %land.lhs.true.i.i50
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i52

land.lhs.true13.i.i:                              ; preds = %land.lhs.true.i.i50
  %sriov_wreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %415, i32 0, i32 12
  %416 = ptrtoint ptr %sriov_wreg.i.i to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %sriov_wreg.i.i, align 4
  %tobool17.not.i.i = icmp eq ptr %417, null
  br i1 %tobool17.not.i.i, label %land.lhs.true13.i.i.cond.false.i.i52_crit_edge, label %cond.true.i.i51

land.lhs.true13.i.i.cond.false.i.i52_crit_edge:   ; preds = %land.lhs.true13.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i52

cond.true.i.i51:                                  ; preds = %land.lhs.true13.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx22.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %418 = ptrtoint ptr %arrayidx22.i.i to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %arrayidx22.i.i, align 4
  %arrayidx23.i.i = getelementptr i32, ptr %419, i32 1
  %420 = ptrtoint ptr %arrayidx23.i.i to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load i32, ptr %arrayidx23.i.i, align 4
  %add24.i.i = add i32 %421, 1084
  %add26.i.i = add nuw nsw i32 %i.01027.i.i, 28
  %tmr_mc_addr_lo.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add26.i.i, i32 5
  %422 = ptrtoint ptr %tmr_mc_addr_lo.i.i to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %tmr_mc_addr_lo.i.i, align 8
  tail call void %417(ptr noundef %handle, i32 noundef %add24.i.i, i32 noundef %423, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i53

cond.false.i.i52:                                 ; preds = %land.lhs.true13.i.i.cond.false.i.i52_crit_edge, %land.lhs.true.i.i50.cond.false.i.i52_crit_edge, %if.then9.i.i.cond.false.i.i52_crit_edge
  %arrayidx30.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %424 = ptrtoint ptr %arrayidx30.i.i to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %arrayidx30.i.i, align 4
  %arrayidx31.i.i = getelementptr i32, ptr %425, i32 1
  %426 = ptrtoint ptr %arrayidx31.i.i to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load i32, ptr %arrayidx31.i.i, align 4
  %add32.i.i = add i32 %427, 1084
  %add35.i.i = add nuw nsw i32 %i.01027.i.i, 28
  %tmr_mc_addr_lo37.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add35.i.i, i32 5
  %428 = ptrtoint ptr %tmr_mc_addr_lo37.i.i to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load i32, ptr %tmr_mc_addr_lo37.i.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add32.i.i, i32 noundef %429, i32 noundef 0) #7
  br label %cond.end.i.i53

cond.end.i.i53:                                   ; preds = %cond.false.i.i52, %cond.true.i.i51
  %430 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load i32, ptr %virt, align 8
  %and40.i.i = and i32 %431, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and40.i.i)
  %tobool41.not.i.i = icmp eq i32 %and40.i.i, 0
  br i1 %tobool41.not.i.i, label %cond.end.i.i53.cond.false67.i.i_crit_edge, label %land.lhs.true42.i.i

cond.end.i.i53.cond.false67.i.i_crit_edge:        ; preds = %cond.end.i.i53
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false67.i.i

land.lhs.true42.i.i:                              ; preds = %cond.end.i.i53
  %432 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %432)
  %433 = load ptr, ptr %funcs137.i, align 4
  %tobool46.not.i.i = icmp eq ptr %433, null
  br i1 %tobool46.not.i.i, label %land.lhs.true42.i.i.cond.false67.i.i_crit_edge, label %land.lhs.true47.i.i

land.lhs.true42.i.i.cond.false67.i.i_crit_edge:   ; preds = %land.lhs.true42.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false67.i.i

land.lhs.true47.i.i:                              ; preds = %land.lhs.true42.i.i
  %sriov_wreg51.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %433, i32 0, i32 12
  %434 = ptrtoint ptr %sriov_wreg51.i.i to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load ptr, ptr %sriov_wreg51.i.i, align 4
  %tobool52.not.i.i = icmp eq ptr %435, null
  br i1 %tobool52.not.i.i, label %land.lhs.true47.i.i.cond.false67.i.i_crit_edge, label %cond.true53.i.i

land.lhs.true47.i.i.cond.false67.i.i_crit_edge:   ; preds = %land.lhs.true47.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false67.i.i

cond.true53.i.i:                                  ; preds = %land.lhs.true47.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx60.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %436 = ptrtoint ptr %arrayidx60.i.i to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load ptr, ptr %arrayidx60.i.i, align 4
  %arrayidx61.i.i = getelementptr i32, ptr %437, i32 1
  %438 = ptrtoint ptr %arrayidx61.i.i to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load i32, ptr %arrayidx61.i.i, align 4
  %add62.i.i = add i32 %439, 1085
  %add65.i.i = add nuw nsw i32 %i.01027.i.i, 28
  %tmr_mc_addr_hi.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add65.i.i, i32 6
  %440 = ptrtoint ptr %tmr_mc_addr_hi.i.i to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load i32, ptr %tmr_mc_addr_hi.i.i, align 4
  tail call void %435(ptr noundef %handle, i32 noundef %add62.i.i, i32 noundef %441, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end78.i.i

cond.false67.i.i:                                 ; preds = %land.lhs.true47.i.i.cond.false67.i.i_crit_edge, %land.lhs.true42.i.i.cond.false67.i.i_crit_edge, %cond.end.i.i53.cond.false67.i.i_crit_edge
  %arrayidx70.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %442 = ptrtoint ptr %arrayidx70.i.i to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load ptr, ptr %arrayidx70.i.i, align 4
  %arrayidx71.i.i = getelementptr i32, ptr %443, i32 1
  %444 = ptrtoint ptr %arrayidx71.i.i to i32
  call void @__asan_load4_noabort(i32 %444)
  %445 = load i32, ptr %arrayidx71.i.i, align 4
  %add72.i.i = add i32 %445, 1085
  %add75.i.i = add nuw nsw i32 %i.01027.i.i, 28
  %tmr_mc_addr_hi77.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add75.i.i, i32 6
  %446 = ptrtoint ptr %tmr_mc_addr_hi77.i.i to i32
  call void @__asan_load4_noabort(i32 %446)
  %447 = load i32, ptr %tmr_mc_addr_hi77.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add72.i.i, i32 noundef %447, i32 noundef 0) #7
  br label %cond.end78.i.i

cond.end78.i.i:                                   ; preds = %cond.false67.i.i, %cond.true53.i.i
  %448 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load i32, ptr %virt, align 8
  %and81.i.i = and i32 %449, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and81.i.i)
  %tobool82.not.i.i = icmp eq i32 %and81.i.i, 0
  br i1 %tobool82.not.i.i, label %cond.end78.i.i.cond.false104.i.i_crit_edge, label %land.lhs.true83.i.i

cond.end78.i.i.cond.false104.i.i_crit_edge:       ; preds = %cond.end78.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false104.i.i

land.lhs.true83.i.i:                              ; preds = %cond.end78.i.i
  %450 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load ptr, ptr %funcs137.i, align 4
  %tobool87.not.i.i = icmp eq ptr %451, null
  br i1 %tobool87.not.i.i, label %land.lhs.true83.i.i.cond.false104.i.i_crit_edge, label %land.lhs.true88.i.i

land.lhs.true83.i.i.cond.false104.i.i_crit_edge:  ; preds = %land.lhs.true83.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false104.i.i

land.lhs.true88.i.i:                              ; preds = %land.lhs.true83.i.i
  %sriov_wreg92.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %451, i32 0, i32 12
  %452 = ptrtoint ptr %sriov_wreg92.i.i to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load ptr, ptr %sriov_wreg92.i.i, align 4
  %tobool93.not.i.i54 = icmp eq ptr %453, null
  br i1 %tobool93.not.i.i54, label %land.lhs.true88.i.i.cond.false104.i.i_crit_edge, label %cond.true94.i.i

land.lhs.true88.i.i.cond.false104.i.i_crit_edge:  ; preds = %land.lhs.true88.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false104.i.i

cond.true94.i.i:                                  ; preds = %land.lhs.true88.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx101.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %454 = ptrtoint ptr %arrayidx101.i.i to i32
  call void @__asan_load4_noabort(i32 %454)
  %455 = load ptr, ptr %arrayidx101.i.i, align 4
  %arrayidx102.i.i = getelementptr i32, ptr %455, i32 1
  %456 = ptrtoint ptr %arrayidx102.i.i to i32
  call void @__asan_load4_noabort(i32 %456)
  %457 = load i32, ptr %arrayidx102.i.i, align 4
  %add103.i.i = add i32 %457, 320
  tail call void %453(ptr noundef %handle, i32 noundef %add103.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %if.end230.i.i

cond.false104.i.i:                                ; preds = %land.lhs.true88.i.i.cond.false104.i.i_crit_edge, %land.lhs.true83.i.i.cond.false104.i.i_crit_edge, %cond.end78.i.i.cond.false104.i.i_crit_edge
  %arrayidx107.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %458 = ptrtoint ptr %arrayidx107.i.i to i32
  call void @__asan_load4_noabort(i32 %458)
  %459 = load ptr, ptr %arrayidx107.i.i, align 4
  %arrayidx108.i.i55 = getelementptr i32, ptr %459, i32 1
  %460 = ptrtoint ptr %arrayidx108.i.i55 to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load i32, ptr %arrayidx108.i.i55, align 4
  %add109.i.i56 = add i32 %461, 320
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add109.i.i56, i32 noundef 0, i32 noundef 0) #7
  br label %if.end230.i.i

if.else.i.i57:                                    ; preds = %if.end.i.i49
  br i1 %tobool11.not.i.i, label %if.else.i.i57.cond.false140.i.i_crit_edge, label %land.lhs.true115.i.i

if.else.i.i57.cond.false140.i.i_crit_edge:        ; preds = %if.else.i.i57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false140.i.i

land.lhs.true115.i.i:                             ; preds = %if.else.i.i57
  %462 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load ptr, ptr %funcs137.i, align 4
  %tobool119.not.i.i = icmp eq ptr %463, null
  br i1 %tobool119.not.i.i, label %land.lhs.true115.i.i.cond.false140.i.i_crit_edge, label %land.lhs.true120.i.i

land.lhs.true115.i.i.cond.false140.i.i_crit_edge: ; preds = %land.lhs.true115.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false140.i.i

land.lhs.true120.i.i:                             ; preds = %land.lhs.true115.i.i
  %sriov_wreg124.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %463, i32 0, i32 12
  %464 = ptrtoint ptr %sriov_wreg124.i.i to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %sriov_wreg124.i.i, align 4
  %tobool125.not.i.i = icmp eq ptr %465, null
  br i1 %tobool125.not.i.i, label %land.lhs.true120.i.i.cond.false140.i.i_crit_edge, label %cond.true126.i.i

land.lhs.true120.i.i.cond.false140.i.i_crit_edge: ; preds = %land.lhs.true120.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false140.i.i

cond.true126.i.i:                                 ; preds = %land.lhs.true120.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx133.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %466 = ptrtoint ptr %arrayidx133.i.i to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load ptr, ptr %arrayidx133.i.i, align 4
  %arrayidx134.i.i = getelementptr i32, ptr %467, i32 1
  %468 = ptrtoint ptr %arrayidx134.i.i to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load i32, ptr %arrayidx134.i.i, align 4
  %add135.i.i = add i32 %469, 1084
  %gpu_addr.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %470 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %470)
  %471 = load i64, ptr %gpu_addr.i.i, align 8
  %conv139.i.i = trunc i64 %471 to i32
  tail call void %465(ptr noundef %handle, i32 noundef %add135.i.i, i32 noundef %conv139.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end152.i.i

cond.false140.i.i:                                ; preds = %land.lhs.true120.i.i.cond.false140.i.i_crit_edge, %land.lhs.true115.i.i.cond.false140.i.i_crit_edge, %if.else.i.i57.cond.false140.i.i_crit_edge
  %arrayidx143.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %472 = ptrtoint ptr %arrayidx143.i.i to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load ptr, ptr %arrayidx143.i.i, align 4
  %arrayidx144.i.i58 = getelementptr i32, ptr %473, i32 1
  %474 = ptrtoint ptr %arrayidx144.i.i58 to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %arrayidx144.i.i58, align 4
  %add145.i.i59 = add i32 %475, 1084
  %gpu_addr149.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %476 = ptrtoint ptr %gpu_addr149.i.i to i32
  call void @__asan_load8_noabort(i32 %476)
  %477 = load i64, ptr %gpu_addr149.i.i, align 8
  %conv151.i.i = trunc i64 %477 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add145.i.i59, i32 noundef %conv151.i.i, i32 noundef 0) #7
  br label %cond.end152.i.i

cond.end152.i.i:                                  ; preds = %cond.false140.i.i, %cond.true126.i.i
  %478 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load i32, ptr %virt, align 8
  %and155.i.i = and i32 %479, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and155.i.i)
  %tobool156.not.i.i = icmp eq i32 %and155.i.i, 0
  br i1 %tobool156.not.i.i, label %cond.end152.i.i.cond.false184.i.i_crit_edge, label %land.lhs.true157.i.i

cond.end152.i.i.cond.false184.i.i_crit_edge:      ; preds = %cond.end152.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184.i.i

land.lhs.true157.i.i:                             ; preds = %cond.end152.i.i
  %480 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load ptr, ptr %funcs137.i, align 4
  %tobool161.not.i.i = icmp eq ptr %481, null
  br i1 %tobool161.not.i.i, label %land.lhs.true157.i.i.cond.false184.i.i_crit_edge, label %land.lhs.true162.i.i

land.lhs.true157.i.i.cond.false184.i.i_crit_edge: ; preds = %land.lhs.true157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184.i.i

land.lhs.true162.i.i:                             ; preds = %land.lhs.true157.i.i
  %sriov_wreg166.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %481, i32 0, i32 12
  %482 = ptrtoint ptr %sriov_wreg166.i.i to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %sriov_wreg166.i.i, align 4
  %tobool167.not.i.i = icmp eq ptr %483, null
  br i1 %tobool167.not.i.i, label %land.lhs.true162.i.i.cond.false184.i.i_crit_edge, label %cond.true168.i.i

land.lhs.true162.i.i.cond.false184.i.i_crit_edge: ; preds = %land.lhs.true162.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184.i.i

cond.true168.i.i:                                 ; preds = %land.lhs.true162.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx175.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %484 = ptrtoint ptr %arrayidx175.i.i to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load ptr, ptr %arrayidx175.i.i, align 4
  %arrayidx176.i.i = getelementptr i32, ptr %485, i32 1
  %486 = ptrtoint ptr %arrayidx176.i.i to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load i32, ptr %arrayidx176.i.i, align 4
  %add177.i.i = add i32 %487, 1085
  %gpu_addr181.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %488 = ptrtoint ptr %gpu_addr181.i.i to i32
  call void @__asan_load8_noabort(i32 %488)
  %489 = load i64, ptr %gpu_addr181.i.i, align 8
  %shr.i.i = lshr i64 %489, 32
  %conv183.i.i = trunc i64 %shr.i.i to i32
  tail call void %483(ptr noundef %handle, i32 noundef %add177.i.i, i32 noundef %conv183.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end197.i.i

cond.false184.i.i:                                ; preds = %land.lhs.true162.i.i.cond.false184.i.i_crit_edge, %land.lhs.true157.i.i.cond.false184.i.i_crit_edge, %cond.end152.i.i.cond.false184.i.i_crit_edge
  %arrayidx187.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %490 = ptrtoint ptr %arrayidx187.i.i to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load ptr, ptr %arrayidx187.i.i, align 4
  %arrayidx188.i.i = getelementptr i32, ptr %491, i32 1
  %492 = ptrtoint ptr %arrayidx188.i.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load i32, ptr %arrayidx188.i.i, align 4
  %add189.i.i = add i32 %493, 1085
  %gpu_addr193.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %494 = ptrtoint ptr %gpu_addr193.i.i to i32
  call void @__asan_load8_noabort(i32 %494)
  %495 = load i64, ptr %gpu_addr193.i.i, align 8
  %shr194.i.i = lshr i64 %495, 32
  %conv196.i.i = trunc i64 %shr194.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add189.i.i, i32 noundef %conv196.i.i, i32 noundef 0) #7
  br label %cond.end197.i.i

cond.end197.i.i:                                  ; preds = %cond.false184.i.i, %cond.true168.i.i
  %496 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load i32, ptr %virt, align 8
  %and200.i.i = and i32 %497, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and200.i.i)
  %tobool201.not.i.i = icmp eq i32 %and200.i.i, 0
  br i1 %tobool201.not.i.i, label %cond.end197.i.i.cond.false223.i.i_crit_edge, label %land.lhs.true202.i.i

cond.end197.i.i.cond.false223.i.i_crit_edge:      ; preds = %cond.end197.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223.i.i

land.lhs.true202.i.i:                             ; preds = %cond.end197.i.i
  %498 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load ptr, ptr %funcs137.i, align 4
  %tobool206.not.i.i = icmp eq ptr %499, null
  br i1 %tobool206.not.i.i, label %land.lhs.true202.i.i.cond.false223.i.i_crit_edge, label %land.lhs.true207.i.i

land.lhs.true202.i.i.cond.false223.i.i_crit_edge: ; preds = %land.lhs.true202.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223.i.i

land.lhs.true207.i.i:                             ; preds = %land.lhs.true202.i.i
  %sriov_wreg211.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %499, i32 0, i32 12
  %500 = ptrtoint ptr %sriov_wreg211.i.i to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %sriov_wreg211.i.i, align 4
  %tobool212.not.i.i = icmp eq ptr %501, null
  br i1 %tobool212.not.i.i, label %land.lhs.true207.i.i.cond.false223.i.i_crit_edge, label %cond.true213.i.i

land.lhs.true207.i.i.cond.false223.i.i_crit_edge: ; preds = %land.lhs.true207.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223.i.i

cond.true213.i.i:                                 ; preds = %land.lhs.true207.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx220.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %502 = ptrtoint ptr %arrayidx220.i.i to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load ptr, ptr %arrayidx220.i.i, align 4
  %arrayidx221.i.i60 = getelementptr i32, ptr %503, i32 1
  %504 = ptrtoint ptr %arrayidx221.i.i60 to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load i32, ptr %arrayidx221.i.i60, align 4
  %add222.i.i61 = add i32 %505, 320
  tail call void %501(ptr noundef %handle, i32 noundef %add222.i.i61, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %if.end230.i.i

cond.false223.i.i:                                ; preds = %land.lhs.true207.i.i.cond.false223.i.i_crit_edge, %land.lhs.true202.i.i.cond.false223.i.i_crit_edge, %cond.end197.i.i.cond.false223.i.i_crit_edge
  %arrayidx226.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %506 = ptrtoint ptr %arrayidx226.i.i to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load ptr, ptr %arrayidx226.i.i, align 4
  %arrayidx227.i.i = getelementptr i32, ptr %507, i32 1
  %508 = ptrtoint ptr %arrayidx227.i.i to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load i32, ptr %arrayidx227.i.i, align 4
  %add228.i.i = add i32 %509, 320
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add228.i.i, i32 noundef 32, i32 noundef 0) #7
  br label %if.end230.i.i

if.end230.i.i:                                    ; preds = %cond.false223.i.i, %cond.true213.i.i, %cond.false104.i.i, %cond.true94.i.i
  %offset.0.i.i = phi i32 [ %and.i.i47, %cond.true213.i.i ], [ %and.i.i47, %cond.false223.i.i ], [ 0, %cond.false104.i.i ], [ 0, %cond.true94.i.i ]
  %510 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load i32, ptr %virt, align 8
  %and233.i.i = and i32 %511, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and233.i.i)
  %tobool234.not.i.i = icmp eq i32 %and233.i.i, 0
  br i1 %tobool234.not.i.i, label %if.end230.i.i.cond.false256.i.i_crit_edge, label %land.lhs.true235.i.i

if.end230.i.i.cond.false256.i.i_crit_edge:        ; preds = %if.end230.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256.i.i

land.lhs.true235.i.i:                             ; preds = %if.end230.i.i
  %512 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load ptr, ptr %funcs137.i, align 4
  %tobool239.not.i.i = icmp eq ptr %513, null
  br i1 %tobool239.not.i.i, label %land.lhs.true235.i.i.cond.false256.i.i_crit_edge, label %land.lhs.true240.i.i

land.lhs.true235.i.i.cond.false256.i.i_crit_edge: ; preds = %land.lhs.true235.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256.i.i

land.lhs.true240.i.i:                             ; preds = %land.lhs.true235.i.i
  %sriov_wreg244.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %513, i32 0, i32 12
  %514 = ptrtoint ptr %sriov_wreg244.i.i to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load ptr, ptr %sriov_wreg244.i.i, align 4
  %tobool245.not.i.i = icmp eq ptr %515, null
  br i1 %tobool245.not.i.i, label %land.lhs.true240.i.i.cond.false256.i.i_crit_edge, label %cond.true246.i.i

land.lhs.true240.i.i.cond.false256.i.i_crit_edge: ; preds = %land.lhs.true240.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256.i.i

cond.true246.i.i:                                 ; preds = %land.lhs.true240.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx253.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %516 = ptrtoint ptr %arrayidx253.i.i to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load ptr, ptr %arrayidx253.i.i, align 4
  %arrayidx254.i.i = getelementptr i32, ptr %517, i32 1
  %518 = ptrtoint ptr %arrayidx254.i.i to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load i32, ptr %arrayidx254.i.i, align 4
  %add255.i.i = add i32 %519, 321
  tail call void %515(ptr noundef %handle, i32 noundef %add255.i.i, i32 noundef %and.i.i47, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end262.i.i

cond.false256.i.i:                                ; preds = %land.lhs.true240.i.i.cond.false256.i.i_crit_edge, %land.lhs.true235.i.i.cond.false256.i.i_crit_edge, %if.end230.i.i.cond.false256.i.i_crit_edge
  %arrayidx259.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %520 = ptrtoint ptr %arrayidx259.i.i to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load ptr, ptr %arrayidx259.i.i, align 4
  %arrayidx260.i.i = getelementptr i32, ptr %521, i32 1
  %522 = ptrtoint ptr %arrayidx260.i.i to i32
  call void @__asan_load4_noabort(i32 %522)
  %523 = load i32, ptr %arrayidx260.i.i, align 4
  %add261.i.i = add i32 %523, 321
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add261.i.i, i32 noundef %and.i.i47, i32 noundef 0) #7
  br label %cond.end262.i.i

cond.end262.i.i:                                  ; preds = %cond.false256.i.i, %cond.true246.i.i
  %524 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %524)
  %525 = load i32, ptr %virt, align 8
  %and265.i.i = and i32 %525, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and265.i.i)
  %tobool266.not.i.i62 = icmp eq i32 %and265.i.i, 0
  br i1 %tobool266.not.i.i62, label %cond.end262.i.i.cond.false296.i.i_crit_edge, label %land.lhs.true267.i.i

cond.end262.i.i.cond.false296.i.i_crit_edge:      ; preds = %cond.end262.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

land.lhs.true267.i.i:                             ; preds = %cond.end262.i.i
  %526 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %funcs137.i, align 4
  %tobool271.not.i.i = icmp eq ptr %527, null
  br i1 %tobool271.not.i.i, label %land.lhs.true267.i.i.cond.false296.i.i_crit_edge, label %land.lhs.true272.i.i

land.lhs.true267.i.i.cond.false296.i.i_crit_edge: ; preds = %land.lhs.true267.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

land.lhs.true272.i.i:                             ; preds = %land.lhs.true267.i.i
  %sriov_wreg276.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %527, i32 0, i32 12
  %528 = ptrtoint ptr %sriov_wreg276.i.i to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load ptr, ptr %sriov_wreg276.i.i, align 4
  %tobool277.not.i.i = icmp eq ptr %529, null
  br i1 %tobool277.not.i.i, label %land.lhs.true272.i.i.cond.false296.i.i_crit_edge, label %cond.true278.i.i

land.lhs.true272.i.i.cond.false296.i.i_crit_edge: ; preds = %land.lhs.true272.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

cond.true278.i.i:                                 ; preds = %land.lhs.true272.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx285.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %530 = ptrtoint ptr %arrayidx285.i.i to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load ptr, ptr %arrayidx285.i.i, align 4
  %arrayidx286.i.i = getelementptr i32, ptr %531, i32 1
  %532 = ptrtoint ptr %arrayidx286.i.i to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load i32, ptr %arrayidx286.i.i, align 4
  %add287.i.i = add i32 %533, 1128
  %gpu_addr291.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %534 = ptrtoint ptr %gpu_addr291.i.i to i32
  call void @__asan_load8_noabort(i32 %534)
  %535 = load i64, ptr %gpu_addr291.i.i, align 8
  %536 = trunc i64 %535 to i32
  %conv295.i.i = add i32 %offset.0.i.i, %536
  tail call void %529(ptr noundef %handle, i32 noundef %add287.i.i, i32 noundef %conv295.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end310.i.i

cond.false296.i.i:                                ; preds = %land.lhs.true272.i.i.cond.false296.i.i_crit_edge, %land.lhs.true267.i.i.cond.false296.i.i_crit_edge, %cond.end262.i.i.cond.false296.i.i_crit_edge
  %arrayidx299.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %537 = ptrtoint ptr %arrayidx299.i.i to i32
  call void @__asan_load4_noabort(i32 %537)
  %538 = load ptr, ptr %arrayidx299.i.i, align 4
  %arrayidx300.i.i = getelementptr i32, ptr %538, i32 1
  %539 = ptrtoint ptr %arrayidx300.i.i to i32
  call void @__asan_load4_noabort(i32 %539)
  %540 = load i32, ptr %arrayidx300.i.i, align 4
  %add301.i.i = add i32 %540, 1128
  %gpu_addr305.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %541 = ptrtoint ptr %gpu_addr305.i.i to i32
  call void @__asan_load8_noabort(i32 %541)
  %542 = load i64, ptr %gpu_addr305.i.i, align 8
  %543 = trunc i64 %542 to i32
  %conv309.i.i = add i32 %offset.0.i.i, %543
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add301.i.i, i32 noundef %conv309.i.i, i32 noundef 0) #7
  br label %cond.end310.i.i

cond.end310.i.i:                                  ; preds = %cond.false296.i.i, %cond.true278.i.i
  %544 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %virt, align 8
  %and313.i.i = and i32 %545, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and313.i.i)
  %tobool314.not.i.i = icmp eq i32 %and313.i.i, 0
  br i1 %tobool314.not.i.i, label %cond.end310.i.i.cond.false345.i.i_crit_edge, label %land.lhs.true315.i.i

cond.end310.i.i.cond.false345.i.i_crit_edge:      ; preds = %cond.end310.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false345.i.i

land.lhs.true315.i.i:                             ; preds = %cond.end310.i.i
  %546 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load ptr, ptr %funcs137.i, align 4
  %tobool319.not.i.i = icmp eq ptr %547, null
  br i1 %tobool319.not.i.i, label %land.lhs.true315.i.i.cond.false345.i.i_crit_edge, label %land.lhs.true320.i.i

land.lhs.true315.i.i.cond.false345.i.i_crit_edge: ; preds = %land.lhs.true315.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false345.i.i

land.lhs.true320.i.i:                             ; preds = %land.lhs.true315.i.i
  %sriov_wreg324.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %547, i32 0, i32 12
  %548 = ptrtoint ptr %sriov_wreg324.i.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load ptr, ptr %sriov_wreg324.i.i, align 4
  %tobool325.not.i.i = icmp eq ptr %549, null
  br i1 %tobool325.not.i.i, label %land.lhs.true320.i.i.cond.false345.i.i_crit_edge, label %cond.true326.i.i

land.lhs.true320.i.i.cond.false345.i.i_crit_edge: ; preds = %land.lhs.true320.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false345.i.i

cond.true326.i.i:                                 ; preds = %land.lhs.true320.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx333.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %550 = ptrtoint ptr %arrayidx333.i.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %arrayidx333.i.i, align 4
  %arrayidx334.i.i = getelementptr i32, ptr %551, i32 1
  %552 = ptrtoint ptr %arrayidx334.i.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load i32, ptr %arrayidx334.i.i, align 4
  %add335.i.i = add i32 %553, 1129
  %gpu_addr339.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %554 = ptrtoint ptr %gpu_addr339.i.i to i32
  call void @__asan_load8_noabort(i32 %554)
  %555 = load i64, ptr %gpu_addr339.i.i, align 8
  %conv340.i.i = zext i32 %offset.0.i.i to i64
  %add341.i.i = add i64 %555, %conv340.i.i
  %shr342.i.i = lshr i64 %add341.i.i, 32
  %conv344.i.i = trunc i64 %shr342.i.i to i32
  tail call void %549(ptr noundef %handle, i32 noundef %add335.i.i, i32 noundef %conv344.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end360.i.i

cond.false345.i.i:                                ; preds = %land.lhs.true320.i.i.cond.false345.i.i_crit_edge, %land.lhs.true315.i.i.cond.false345.i.i_crit_edge, %cond.end310.i.i.cond.false345.i.i_crit_edge
  %arrayidx348.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %556 = ptrtoint ptr %arrayidx348.i.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load ptr, ptr %arrayidx348.i.i, align 4
  %arrayidx349.i.i = getelementptr i32, ptr %557, i32 1
  %558 = ptrtoint ptr %arrayidx349.i.i to i32
  call void @__asan_load4_noabort(i32 %558)
  %559 = load i32, ptr %arrayidx349.i.i, align 4
  %add350.i.i = add i32 %559, 1129
  %gpu_addr354.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %560 = ptrtoint ptr %gpu_addr354.i.i to i32
  call void @__asan_load8_noabort(i32 %560)
  %561 = load i64, ptr %gpu_addr354.i.i, align 8
  %conv355.i.i = zext i32 %offset.0.i.i to i64
  %add356.i.i = add i64 %561, %conv355.i.i
  %shr357.i.i = lshr i64 %add356.i.i, 32
  %conv359.i.i = trunc i64 %shr357.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add350.i.i, i32 noundef %conv359.i.i, i32 noundef 0) #7
  br label %cond.end360.i.i

cond.end360.i.i:                                  ; preds = %cond.false345.i.i, %cond.true326.i.i
  %562 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load i32, ptr %virt, align 8
  %and363.i.i = and i32 %563, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and363.i.i)
  %tobool364.not.i.i = icmp eq i32 %and363.i.i, 0
  br i1 %tobool364.not.i.i, label %cond.end360.i.i.cond.false386.i.i_crit_edge, label %land.lhs.true365.i.i

cond.end360.i.i.cond.false386.i.i_crit_edge:      ; preds = %cond.end360.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false386.i.i

land.lhs.true365.i.i:                             ; preds = %cond.end360.i.i
  %564 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load ptr, ptr %funcs137.i, align 4
  %tobool369.not.i.i = icmp eq ptr %565, null
  br i1 %tobool369.not.i.i, label %land.lhs.true365.i.i.cond.false386.i.i_crit_edge, label %land.lhs.true370.i.i

land.lhs.true365.i.i.cond.false386.i.i_crit_edge: ; preds = %land.lhs.true365.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false386.i.i

land.lhs.true370.i.i:                             ; preds = %land.lhs.true365.i.i
  %sriov_wreg374.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %565, i32 0, i32 12
  %566 = ptrtoint ptr %sriov_wreg374.i.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load ptr, ptr %sriov_wreg374.i.i, align 4
  %tobool375.not.i.i = icmp eq ptr %567, null
  br i1 %tobool375.not.i.i, label %land.lhs.true370.i.i.cond.false386.i.i_crit_edge, label %cond.true376.i.i

land.lhs.true370.i.i.cond.false386.i.i_crit_edge: ; preds = %land.lhs.true370.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false386.i.i

cond.true376.i.i:                                 ; preds = %land.lhs.true370.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx383.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %568 = ptrtoint ptr %arrayidx383.i.i to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load ptr, ptr %arrayidx383.i.i, align 4
  %arrayidx384.i.i = getelementptr i32, ptr %569, i32 1
  %570 = ptrtoint ptr %arrayidx384.i.i to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load i32, ptr %arrayidx384.i.i, align 4
  %add385.i.i = add i32 %571, 322
  tail call void %567(ptr noundef %handle, i32 noundef %add385.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end392.i.i

cond.false386.i.i:                                ; preds = %land.lhs.true370.i.i.cond.false386.i.i_crit_edge, %land.lhs.true365.i.i.cond.false386.i.i_crit_edge, %cond.end360.i.i.cond.false386.i.i_crit_edge
  %arrayidx389.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %572 = ptrtoint ptr %arrayidx389.i.i to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load ptr, ptr %arrayidx389.i.i, align 4
  %arrayidx390.i.i = getelementptr i32, ptr %573, i32 1
  %574 = ptrtoint ptr %arrayidx390.i.i to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load i32, ptr %arrayidx390.i.i, align 4
  %add391.i.i = add i32 %575, 322
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add391.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end392.i.i

cond.end392.i.i:                                  ; preds = %cond.false386.i.i, %cond.true376.i.i
  %576 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %576)
  %577 = load i32, ptr %virt, align 8
  %and395.i.i = and i32 %577, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and395.i.i)
  %tobool396.not.i.i = icmp eq i32 %and395.i.i, 0
  br i1 %tobool396.not.i.i, label %cond.end392.i.i.cond.false418.i.i_crit_edge, label %land.lhs.true397.i.i

cond.end392.i.i.cond.false418.i.i_crit_edge:      ; preds = %cond.end392.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i.i

land.lhs.true397.i.i:                             ; preds = %cond.end392.i.i
  %578 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load ptr, ptr %funcs137.i, align 4
  %tobool401.not.i.i = icmp eq ptr %579, null
  br i1 %tobool401.not.i.i, label %land.lhs.true397.i.i.cond.false418.i.i_crit_edge, label %land.lhs.true402.i.i

land.lhs.true397.i.i.cond.false418.i.i_crit_edge: ; preds = %land.lhs.true397.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i.i

land.lhs.true402.i.i:                             ; preds = %land.lhs.true397.i.i
  %sriov_wreg406.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %579, i32 0, i32 12
  %580 = ptrtoint ptr %sriov_wreg406.i.i to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load ptr, ptr %sriov_wreg406.i.i, align 4
  %tobool407.not.i.i = icmp eq ptr %581, null
  br i1 %tobool407.not.i.i, label %land.lhs.true402.i.i.cond.false418.i.i_crit_edge, label %cond.true408.i.i

land.lhs.true402.i.i.cond.false418.i.i_crit_edge: ; preds = %land.lhs.true402.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i.i

cond.true408.i.i:                                 ; preds = %land.lhs.true402.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx415.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %582 = ptrtoint ptr %arrayidx415.i.i to i32
  call void @__asan_load4_noabort(i32 %582)
  %583 = load ptr, ptr %arrayidx415.i.i, align 4
  %arrayidx416.i.i = getelementptr i32, ptr %583, i32 1
  %584 = ptrtoint ptr %arrayidx416.i.i to i32
  call void @__asan_load4_noabort(i32 %584)
  %585 = load i32, ptr %arrayidx416.i.i, align 4
  %add417.i.i = add i32 %585, 323
  tail call void %581(ptr noundef %handle, i32 noundef %add417.i.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end424.i.i

cond.false418.i.i:                                ; preds = %land.lhs.true402.i.i.cond.false418.i.i_crit_edge, %land.lhs.true397.i.i.cond.false418.i.i_crit_edge, %cond.end392.i.i.cond.false418.i.i_crit_edge
  %arrayidx421.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %586 = ptrtoint ptr %arrayidx421.i.i to i32
  call void @__asan_load4_noabort(i32 %586)
  %587 = load ptr, ptr %arrayidx421.i.i, align 4
  %arrayidx422.i.i = getelementptr i32, ptr %587, i32 1
  %588 = ptrtoint ptr %arrayidx422.i.i to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load i32, ptr %arrayidx422.i.i, align 4
  %add423.i.i = add i32 %589, 323
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add423.i.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end424.i.i

cond.end424.i.i:                                  ; preds = %cond.false418.i.i, %cond.true408.i.i
  %590 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load i32, ptr %virt, align 8
  %and427.i.i = and i32 %591, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and427.i.i)
  %tobool428.not.i.i = icmp eq i32 %and427.i.i, 0
  br i1 %tobool428.not.i.i, label %cond.end424.i.i.cond.false459.i.i_crit_edge, label %land.lhs.true429.i.i

cond.end424.i.i.cond.false459.i.i_crit_edge:      ; preds = %cond.end424.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i.i

land.lhs.true429.i.i:                             ; preds = %cond.end424.i.i
  %592 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load ptr, ptr %funcs137.i, align 4
  %tobool433.not.i.i = icmp eq ptr %593, null
  br i1 %tobool433.not.i.i, label %land.lhs.true429.i.i.cond.false459.i.i_crit_edge, label %land.lhs.true434.i.i

land.lhs.true429.i.i.cond.false459.i.i_crit_edge: ; preds = %land.lhs.true429.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i.i

land.lhs.true434.i.i:                             ; preds = %land.lhs.true429.i.i
  %sriov_wreg438.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %593, i32 0, i32 12
  %594 = ptrtoint ptr %sriov_wreg438.i.i to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load ptr, ptr %sriov_wreg438.i.i, align 4
  %tobool439.not.i.i = icmp eq ptr %595, null
  br i1 %tobool439.not.i.i, label %land.lhs.true434.i.i.cond.false459.i.i_crit_edge, label %cond.true440.i.i

land.lhs.true434.i.i.cond.false459.i.i_crit_edge: ; preds = %land.lhs.true434.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i.i

cond.true440.i.i:                                 ; preds = %land.lhs.true434.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx447.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %596 = ptrtoint ptr %arrayidx447.i.i to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load ptr, ptr %arrayidx447.i.i, align 4
  %arrayidx448.i.i = getelementptr i32, ptr %597, i32 1
  %598 = ptrtoint ptr %arrayidx448.i.i to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load i32, ptr %arrayidx448.i.i, align 4
  %add449.i.i = add i32 %599, 1132
  %gpu_addr453.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %600 = ptrtoint ptr %gpu_addr453.i.i to i32
  call void @__asan_load8_noabort(i32 %600)
  %601 = load i64, ptr %gpu_addr453.i.i, align 8
  %602 = trunc i64 %601 to i32
  %603 = add i32 %offset.0.i.i, 131072
  %conv458.i.i = add i32 %603, %602
  tail call void %595(ptr noundef %handle, i32 noundef %add449.i.i, i32 noundef %conv458.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end474.i.i

cond.false459.i.i:                                ; preds = %land.lhs.true434.i.i.cond.false459.i.i_crit_edge, %land.lhs.true429.i.i.cond.false459.i.i_crit_edge, %cond.end424.i.i.cond.false459.i.i_crit_edge
  %arrayidx462.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %604 = ptrtoint ptr %arrayidx462.i.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %arrayidx462.i.i, align 4
  %arrayidx463.i.i = getelementptr i32, ptr %605, i32 1
  %606 = ptrtoint ptr %arrayidx463.i.i to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load i32, ptr %arrayidx463.i.i, align 4
  %add464.i.i = add i32 %607, 1132
  %gpu_addr468.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %608 = ptrtoint ptr %gpu_addr468.i.i to i32
  call void @__asan_load8_noabort(i32 %608)
  %609 = load i64, ptr %gpu_addr468.i.i, align 8
  %610 = trunc i64 %609 to i32
  %611 = add i32 %offset.0.i.i, 131072
  %conv473.i.i = add i32 %611, %610
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add464.i.i, i32 noundef %conv473.i.i, i32 noundef 0) #7
  br label %cond.end474.i.i

cond.end474.i.i:                                  ; preds = %cond.false459.i.i, %cond.true440.i.i
  %612 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %612)
  %613 = load i32, ptr %virt, align 8
  %and477.i.i = and i32 %613, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and477.i.i)
  %tobool478.not.i.i = icmp eq i32 %and477.i.i, 0
  br i1 %tobool478.not.i.i, label %cond.end474.i.i.cond.false510.i.i_crit_edge, label %land.lhs.true479.i.i

cond.end474.i.i.cond.false510.i.i_crit_edge:      ; preds = %cond.end474.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510.i.i

land.lhs.true479.i.i:                             ; preds = %cond.end474.i.i
  %614 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load ptr, ptr %funcs137.i, align 4
  %tobool483.not.i.i = icmp eq ptr %615, null
  br i1 %tobool483.not.i.i, label %land.lhs.true479.i.i.cond.false510.i.i_crit_edge, label %land.lhs.true484.i.i

land.lhs.true479.i.i.cond.false510.i.i_crit_edge: ; preds = %land.lhs.true479.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510.i.i

land.lhs.true484.i.i:                             ; preds = %land.lhs.true479.i.i
  %sriov_wreg488.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %615, i32 0, i32 12
  %616 = ptrtoint ptr %sriov_wreg488.i.i to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load ptr, ptr %sriov_wreg488.i.i, align 4
  %tobool489.not.i.i = icmp eq ptr %617, null
  br i1 %tobool489.not.i.i, label %land.lhs.true484.i.i.cond.false510.i.i_crit_edge, label %cond.true490.i.i

land.lhs.true484.i.i.cond.false510.i.i_crit_edge: ; preds = %land.lhs.true484.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510.i.i

cond.true490.i.i:                                 ; preds = %land.lhs.true484.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx497.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %618 = ptrtoint ptr %arrayidx497.i.i to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load ptr, ptr %arrayidx497.i.i, align 4
  %arrayidx498.i.i = getelementptr i32, ptr %619, i32 1
  %620 = ptrtoint ptr %arrayidx498.i.i to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %arrayidx498.i.i, align 4
  %add499.i.i = add i32 %621, 1133
  %gpu_addr503.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %622 = ptrtoint ptr %gpu_addr503.i.i to i32
  call void @__asan_load8_noabort(i32 %622)
  %623 = load i64, ptr %gpu_addr503.i.i, align 8
  %conv504.i.i = zext i32 %offset.0.i.i to i64
  %add505.i.i = add nuw nsw i64 %conv504.i.i, 131072
  %add506.i.i = add i64 %add505.i.i, %623
  %shr507.i.i = lshr i64 %add506.i.i, 32
  %conv509.i.i = trunc i64 %shr507.i.i to i32
  tail call void %617(ptr noundef %handle, i32 noundef %add499.i.i, i32 noundef %conv509.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end526.i.i

cond.false510.i.i:                                ; preds = %land.lhs.true484.i.i.cond.false510.i.i_crit_edge, %land.lhs.true479.i.i.cond.false510.i.i_crit_edge, %cond.end474.i.i.cond.false510.i.i_crit_edge
  %arrayidx513.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %624 = ptrtoint ptr %arrayidx513.i.i to i32
  call void @__asan_load4_noabort(i32 %624)
  %625 = load ptr, ptr %arrayidx513.i.i, align 4
  %arrayidx514.i.i = getelementptr i32, ptr %625, i32 1
  %626 = ptrtoint ptr %arrayidx514.i.i to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load i32, ptr %arrayidx514.i.i, align 4
  %add515.i.i = add i32 %627, 1133
  %gpu_addr519.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 2
  %628 = ptrtoint ptr %gpu_addr519.i.i to i32
  call void @__asan_load8_noabort(i32 %628)
  %629 = load i64, ptr %gpu_addr519.i.i, align 8
  %conv520.i.i = zext i32 %offset.0.i.i to i64
  %add521.i.i = add nuw nsw i64 %conv520.i.i, 131072
  %add522.i.i = add i64 %add521.i.i, %629
  %shr523.i.i = lshr i64 %add522.i.i, 32
  %conv525.i.i = trunc i64 %shr523.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add515.i.i, i32 noundef %conv525.i.i, i32 noundef 0) #7
  br label %cond.end526.i.i

cond.end526.i.i:                                  ; preds = %cond.false510.i.i, %cond.true490.i.i
  %630 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load i32, ptr %virt, align 8
  %and529.i.i = and i32 %631, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and529.i.i)
  %tobool530.not.i.i = icmp eq i32 %and529.i.i, 0
  br i1 %tobool530.not.i.i, label %cond.end526.i.i.cond.false552.i.i_crit_edge, label %land.lhs.true531.i.i

cond.end526.i.i.cond.false552.i.i_crit_edge:      ; preds = %cond.end526.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false552.i.i

land.lhs.true531.i.i:                             ; preds = %cond.end526.i.i
  %632 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %funcs137.i, align 4
  %tobool535.not.i.i = icmp eq ptr %633, null
  br i1 %tobool535.not.i.i, label %land.lhs.true531.i.i.cond.false552.i.i_crit_edge, label %land.lhs.true536.i.i

land.lhs.true531.i.i.cond.false552.i.i_crit_edge: ; preds = %land.lhs.true531.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false552.i.i

land.lhs.true536.i.i:                             ; preds = %land.lhs.true531.i.i
  %sriov_wreg540.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %633, i32 0, i32 12
  %634 = ptrtoint ptr %sriov_wreg540.i.i to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load ptr, ptr %sriov_wreg540.i.i, align 4
  %tobool541.not.i.i = icmp eq ptr %635, null
  br i1 %tobool541.not.i.i, label %land.lhs.true536.i.i.cond.false552.i.i_crit_edge, label %cond.true542.i.i

land.lhs.true536.i.i.cond.false552.i.i_crit_edge: ; preds = %land.lhs.true536.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false552.i.i

cond.true542.i.i:                                 ; preds = %land.lhs.true536.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx549.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %636 = ptrtoint ptr %arrayidx549.i.i to i32
  call void @__asan_load4_noabort(i32 %636)
  %637 = load ptr, ptr %arrayidx549.i.i, align 4
  %arrayidx550.i.i = getelementptr i32, ptr %637, i32 1
  %638 = ptrtoint ptr %arrayidx550.i.i to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load i32, ptr %arrayidx550.i.i, align 4
  %add551.i.i = add i32 %639, 324
  tail call void %635(ptr noundef %handle, i32 noundef %add551.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end558.i.i

cond.false552.i.i:                                ; preds = %land.lhs.true536.i.i.cond.false552.i.i_crit_edge, %land.lhs.true531.i.i.cond.false552.i.i_crit_edge, %cond.end526.i.i.cond.false552.i.i_crit_edge
  %arrayidx555.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %640 = ptrtoint ptr %arrayidx555.i.i to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %arrayidx555.i.i, align 4
  %arrayidx556.i.i = getelementptr i32, ptr %641, i32 1
  %642 = ptrtoint ptr %arrayidx556.i.i to i32
  call void @__asan_load4_noabort(i32 %642)
  %643 = load i32, ptr %arrayidx556.i.i, align 4
  %add557.i.i = add i32 %643, 324
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add557.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end558.i.i

cond.end558.i.i:                                  ; preds = %cond.false552.i.i, %cond.true542.i.i
  %644 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %644)
  %645 = load i32, ptr %virt, align 8
  %and561.i.i = and i32 %645, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and561.i.i)
  %tobool562.not.i.i = icmp eq i32 %and561.i.i, 0
  br i1 %tobool562.not.i.i, label %cond.end558.i.i.cond.false584.i.i_crit_edge, label %land.lhs.true563.i.i

cond.end558.i.i.cond.false584.i.i_crit_edge:      ; preds = %cond.end558.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false584.i.i

land.lhs.true563.i.i:                             ; preds = %cond.end558.i.i
  %646 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load ptr, ptr %funcs137.i, align 4
  %tobool567.not.i.i = icmp eq ptr %647, null
  br i1 %tobool567.not.i.i, label %land.lhs.true563.i.i.cond.false584.i.i_crit_edge, label %land.lhs.true568.i.i

land.lhs.true563.i.i.cond.false584.i.i_crit_edge: ; preds = %land.lhs.true563.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false584.i.i

land.lhs.true568.i.i:                             ; preds = %land.lhs.true563.i.i
  %sriov_wreg572.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %647, i32 0, i32 12
  %648 = ptrtoint ptr %sriov_wreg572.i.i to i32
  call void @__asan_load4_noabort(i32 %648)
  %649 = load ptr, ptr %sriov_wreg572.i.i, align 4
  %tobool573.not.i.i = icmp eq ptr %649, null
  br i1 %tobool573.not.i.i, label %land.lhs.true568.i.i.cond.false584.i.i_crit_edge, label %cond.true574.i.i

land.lhs.true568.i.i.cond.false584.i.i_crit_edge: ; preds = %land.lhs.true568.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false584.i.i

cond.true574.i.i:                                 ; preds = %land.lhs.true568.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx581.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %650 = ptrtoint ptr %arrayidx581.i.i to i32
  call void @__asan_load4_noabort(i32 %650)
  %651 = load ptr, ptr %arrayidx581.i.i, align 4
  %arrayidx582.i.i = getelementptr i32, ptr %651, i32 1
  %652 = ptrtoint ptr %arrayidx582.i.i to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load i32, ptr %arrayidx582.i.i, align 4
  %add583.i.i = add i32 %653, 325
  tail call void %649(ptr noundef %handle, i32 noundef %add583.i.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end590.i.i

cond.false584.i.i:                                ; preds = %land.lhs.true568.i.i.cond.false584.i.i_crit_edge, %land.lhs.true563.i.i.cond.false584.i.i_crit_edge, %cond.end558.i.i.cond.false584.i.i_crit_edge
  %arrayidx587.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %654 = ptrtoint ptr %arrayidx587.i.i to i32
  call void @__asan_load4_noabort(i32 %654)
  %655 = load ptr, ptr %arrayidx587.i.i, align 4
  %arrayidx588.i.i = getelementptr i32, ptr %655, i32 1
  %656 = ptrtoint ptr %arrayidx588.i.i to i32
  call void @__asan_load4_noabort(i32 %656)
  %657 = load i32, ptr %arrayidx588.i.i, align 4
  %add589.i.i = add i32 %657, 325
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add589.i.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end590.i.i

cond.end590.i.i:                                  ; preds = %cond.false584.i.i, %cond.true574.i.i
  %658 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %658)
  %659 = load i32, ptr %virt, align 8
  %and593.i.i = and i32 %659, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and593.i.i)
  %tobool594.not.i.i = icmp eq i32 %and593.i.i, 0
  br i1 %tobool594.not.i.i, label %cond.end590.i.i.cond.false621.i.i_crit_edge, label %land.lhs.true595.i.i

cond.end590.i.i.cond.false621.i.i_crit_edge:      ; preds = %cond.end590.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false621.i.i

land.lhs.true595.i.i:                             ; preds = %cond.end590.i.i
  %660 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load ptr, ptr %funcs137.i, align 4
  %tobool599.not.i.i = icmp eq ptr %661, null
  br i1 %tobool599.not.i.i, label %land.lhs.true595.i.i.cond.false621.i.i_crit_edge, label %land.lhs.true600.i.i

land.lhs.true595.i.i.cond.false621.i.i_crit_edge: ; preds = %land.lhs.true595.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false621.i.i

land.lhs.true600.i.i:                             ; preds = %land.lhs.true595.i.i
  %sriov_wreg604.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %661, i32 0, i32 12
  %662 = ptrtoint ptr %sriov_wreg604.i.i to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load ptr, ptr %sriov_wreg604.i.i, align 4
  %tobool605.not.i.i = icmp eq ptr %663, null
  br i1 %tobool605.not.i.i, label %land.lhs.true600.i.i.cond.false621.i.i_crit_edge, label %cond.true606.i.i

land.lhs.true600.i.i.cond.false621.i.i_crit_edge: ; preds = %land.lhs.true600.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false621.i.i

cond.true606.i.i:                                 ; preds = %land.lhs.true600.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx613.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %664 = ptrtoint ptr %arrayidx613.i.i to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load ptr, ptr %arrayidx613.i.i, align 4
  %arrayidx614.i.i = getelementptr i32, ptr %665, i32 1
  %666 = ptrtoint ptr %arrayidx614.i.i to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load i32, ptr %arrayidx614.i.i, align 4
  %add615.i.i = add i32 %667, 1080
  %fw_shared_gpu_addr.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 16
  %668 = ptrtoint ptr %fw_shared_gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %668)
  %669 = load i64, ptr %fw_shared_gpu_addr.i.i, align 8
  %conv620.i.i = trunc i64 %669 to i32
  tail call void %663(ptr noundef %handle, i32 noundef %add615.i.i, i32 noundef %conv620.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end633.i.i

cond.false621.i.i:                                ; preds = %land.lhs.true600.i.i.cond.false621.i.i_crit_edge, %land.lhs.true595.i.i.cond.false621.i.i_crit_edge, %cond.end590.i.i.cond.false621.i.i_crit_edge
  %arrayidx624.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %670 = ptrtoint ptr %arrayidx624.i.i to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %arrayidx624.i.i, align 4
  %arrayidx625.i.i = getelementptr i32, ptr %671, i32 1
  %672 = ptrtoint ptr %arrayidx625.i.i to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load i32, ptr %arrayidx625.i.i, align 4
  %add626.i.i = add i32 %673, 1080
  %fw_shared_gpu_addr630.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 16
  %674 = ptrtoint ptr %fw_shared_gpu_addr630.i.i to i32
  call void @__asan_load8_noabort(i32 %674)
  %675 = load i64, ptr %fw_shared_gpu_addr630.i.i, align 8
  %conv632.i.i = trunc i64 %675 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add626.i.i, i32 noundef %conv632.i.i, i32 noundef 0) #7
  br label %cond.end633.i.i

cond.end633.i.i:                                  ; preds = %cond.false621.i.i, %cond.true606.i.i
  %676 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load i32, ptr %virt, align 8
  %and636.i.i = and i32 %677, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and636.i.i)
  %tobool637.not.i.i = icmp eq i32 %and636.i.i, 0
  br i1 %tobool637.not.i.i, label %cond.end633.i.i.cond.false666.i.i_crit_edge, label %land.lhs.true638.i.i

cond.end633.i.i.cond.false666.i.i_crit_edge:      ; preds = %cond.end633.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false666.i.i

land.lhs.true638.i.i:                             ; preds = %cond.end633.i.i
  %678 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %678)
  %679 = load ptr, ptr %funcs137.i, align 4
  %tobool642.not.i.i = icmp eq ptr %679, null
  br i1 %tobool642.not.i.i, label %land.lhs.true638.i.i.cond.false666.i.i_crit_edge, label %land.lhs.true643.i.i

land.lhs.true638.i.i.cond.false666.i.i_crit_edge: ; preds = %land.lhs.true638.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false666.i.i

land.lhs.true643.i.i:                             ; preds = %land.lhs.true638.i.i
  %sriov_wreg647.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %679, i32 0, i32 12
  %680 = ptrtoint ptr %sriov_wreg647.i.i to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %sriov_wreg647.i.i, align 4
  %tobool648.not.i.i = icmp eq ptr %681, null
  br i1 %tobool648.not.i.i, label %land.lhs.true643.i.i.cond.false666.i.i_crit_edge, label %cond.true649.i.i

land.lhs.true643.i.i.cond.false666.i.i_crit_edge: ; preds = %land.lhs.true643.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false666.i.i

cond.true649.i.i:                                 ; preds = %land.lhs.true643.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx656.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %682 = ptrtoint ptr %arrayidx656.i.i to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load ptr, ptr %arrayidx656.i.i, align 4
  %arrayidx657.i.i = getelementptr i32, ptr %683, i32 1
  %684 = ptrtoint ptr %arrayidx657.i.i to i32
  call void @__asan_load4_noabort(i32 %684)
  %685 = load i32, ptr %arrayidx657.i.i, align 4
  %add658.i.i = add i32 %685, 1081
  %fw_shared_gpu_addr662.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 16
  %686 = ptrtoint ptr %fw_shared_gpu_addr662.i.i to i32
  call void @__asan_load8_noabort(i32 %686)
  %687 = load i64, ptr %fw_shared_gpu_addr662.i.i, align 8
  %shr663.i.i = lshr i64 %687, 32
  %conv665.i.i = trunc i64 %shr663.i.i to i32
  tail call void %681(ptr noundef %handle, i32 noundef %add658.i.i, i32 noundef %conv665.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end679.i.i

cond.false666.i.i:                                ; preds = %land.lhs.true643.i.i.cond.false666.i.i_crit_edge, %land.lhs.true638.i.i.cond.false666.i.i_crit_edge, %cond.end633.i.i.cond.false666.i.i_crit_edge
  %arrayidx669.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %688 = ptrtoint ptr %arrayidx669.i.i to i32
  call void @__asan_load4_noabort(i32 %688)
  %689 = load ptr, ptr %arrayidx669.i.i, align 4
  %arrayidx670.i.i = getelementptr i32, ptr %689, i32 1
  %690 = ptrtoint ptr %arrayidx670.i.i to i32
  call void @__asan_load4_noabort(i32 %690)
  %691 = load i32, ptr %arrayidx670.i.i, align 4
  %add671.i.i = add i32 %691, 1081
  %fw_shared_gpu_addr675.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01027.i.i, i32 16
  %692 = ptrtoint ptr %fw_shared_gpu_addr675.i.i to i32
  call void @__asan_load8_noabort(i32 %692)
  %693 = load i64, ptr %fw_shared_gpu_addr675.i.i, align 8
  %shr676.i.i = lshr i64 %693, 32
  %conv678.i.i = trunc i64 %shr676.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add671.i.i, i32 noundef %conv678.i.i, i32 noundef 0) #7
  br label %cond.end679.i.i

cond.end679.i.i:                                  ; preds = %cond.false666.i.i, %cond.true649.i.i
  %694 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %694)
  %695 = load i32, ptr %virt, align 8
  %and682.i.i = and i32 %695, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and682.i.i)
  %tobool683.not.i.i = icmp eq i32 %and682.i.i, 0
  br i1 %tobool683.not.i.i, label %cond.end679.i.i.cond.false705.i.i_crit_edge, label %land.lhs.true684.i.i

cond.end679.i.i.cond.false705.i.i_crit_edge:      ; preds = %cond.end679.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false705.i.i

land.lhs.true684.i.i:                             ; preds = %cond.end679.i.i
  %696 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %696)
  %697 = load ptr, ptr %funcs137.i, align 4
  %tobool688.not.i.i = icmp eq ptr %697, null
  br i1 %tobool688.not.i.i, label %land.lhs.true684.i.i.cond.false705.i.i_crit_edge, label %land.lhs.true689.i.i

land.lhs.true684.i.i.cond.false705.i.i_crit_edge: ; preds = %land.lhs.true684.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false705.i.i

land.lhs.true689.i.i:                             ; preds = %land.lhs.true684.i.i
  %sriov_wreg693.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %697, i32 0, i32 12
  %698 = ptrtoint ptr %sriov_wreg693.i.i to i32
  call void @__asan_load4_noabort(i32 %698)
  %699 = load ptr, ptr %sriov_wreg693.i.i, align 4
  %tobool694.not.i.i = icmp eq ptr %699, null
  br i1 %tobool694.not.i.i, label %land.lhs.true689.i.i.cond.false705.i.i_crit_edge, label %cond.true695.i.i

land.lhs.true689.i.i.cond.false705.i.i_crit_edge: ; preds = %land.lhs.true689.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false705.i.i

cond.true695.i.i:                                 ; preds = %land.lhs.true689.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx702.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %700 = ptrtoint ptr %arrayidx702.i.i to i32
  call void @__asan_load4_noabort(i32 %700)
  %701 = load ptr, ptr %arrayidx702.i.i, align 4
  %arrayidx703.i.i = getelementptr i32, ptr %701, i32 1
  %702 = ptrtoint ptr %arrayidx703.i.i to i32
  call void @__asan_load4_noabort(i32 %702)
  %703 = load i32, ptr %arrayidx703.i.i, align 4
  %add704.i.i = add i32 %703, 338
  tail call void %699(ptr noundef %handle, i32 noundef %add704.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end711.i.i

cond.false705.i.i:                                ; preds = %land.lhs.true689.i.i.cond.false705.i.i_crit_edge, %land.lhs.true684.i.i.cond.false705.i.i_crit_edge, %cond.end679.i.i.cond.false705.i.i_crit_edge
  %arrayidx708.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %704 = ptrtoint ptr %arrayidx708.i.i to i32
  call void @__asan_load4_noabort(i32 %704)
  %705 = load ptr, ptr %arrayidx708.i.i, align 4
  %arrayidx709.i.i = getelementptr i32, ptr %705, i32 1
  %706 = ptrtoint ptr %arrayidx709.i.i to i32
  call void @__asan_load4_noabort(i32 %706)
  %707 = load i32, ptr %arrayidx709.i.i, align 4
  %add710.i.i = add i32 %707, 338
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add710.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end711.i.i

cond.end711.i.i:                                  ; preds = %cond.false705.i.i, %cond.true695.i.i
  %708 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load i32, ptr %virt, align 8
  %and714.i.i = and i32 %709, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and714.i.i)
  %tobool715.not.i.i = icmp eq i32 %and714.i.i, 0
  br i1 %tobool715.not.i.i, label %cond.end711.i.i.cond.false737.i.i_crit_edge, label %land.lhs.true716.i.i

cond.end711.i.i.cond.false737.i.i_crit_edge:      ; preds = %cond.end711.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false737.i.i

land.lhs.true716.i.i:                             ; preds = %cond.end711.i.i
  %710 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %710)
  %711 = load ptr, ptr %funcs137.i, align 4
  %tobool720.not.i.i = icmp eq ptr %711, null
  br i1 %tobool720.not.i.i, label %land.lhs.true716.i.i.cond.false737.i.i_crit_edge, label %land.lhs.true721.i.i

land.lhs.true716.i.i.cond.false737.i.i_crit_edge: ; preds = %land.lhs.true716.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false737.i.i

land.lhs.true721.i.i:                             ; preds = %land.lhs.true716.i.i
  %sriov_wreg725.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %711, i32 0, i32 12
  %712 = ptrtoint ptr %sriov_wreg725.i.i to i32
  call void @__asan_load4_noabort(i32 %712)
  %713 = load ptr, ptr %sriov_wreg725.i.i, align 4
  %tobool726.not.i.i = icmp eq ptr %713, null
  br i1 %tobool726.not.i.i, label %land.lhs.true721.i.i.cond.false737.i.i_crit_edge, label %cond.true727.i.i

land.lhs.true721.i.i.cond.false737.i.i_crit_edge: ; preds = %land.lhs.true721.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false737.i.i

cond.true727.i.i:                                 ; preds = %land.lhs.true721.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx734.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %714 = ptrtoint ptr %arrayidx734.i.i to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %arrayidx734.i.i, align 4
  %arrayidx735.i.i = getelementptr i32, ptr %715, i32 1
  %716 = ptrtoint ptr %arrayidx735.i.i to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load i32, ptr %arrayidx735.i.i, align 4
  %add736.i.i = add i32 %717, 339
  tail call void %713(ptr noundef %handle, i32 noundef %add736.i.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %for.inc.i.i

cond.false737.i.i:                                ; preds = %land.lhs.true721.i.i.cond.false737.i.i_crit_edge, %land.lhs.true716.i.i.cond.false737.i.i_crit_edge, %cond.end711.i.i.cond.false737.i.i_crit_edge
  %arrayidx740.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01027.i.i
  %718 = ptrtoint ptr %arrayidx740.i.i to i32
  call void @__asan_load4_noabort(i32 %718)
  %719 = load ptr, ptr %arrayidx740.i.i, align 4
  %arrayidx741.i.i = getelementptr i32, ptr %719, i32 1
  %720 = ptrtoint ptr %arrayidx741.i.i to i32
  call void @__asan_load4_noabort(i32 %720)
  %721 = load i32, ptr %arrayidx741.i.i, align 4
  %add742.i.i = add i32 %721, 339
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add742.i.i, i32 noundef 4096, i32 noundef 0) #7
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %cond.false737.i.i, %cond.true727.i.i, %for.body.i.i.for.inc.i.i_crit_edge
  %inc.i.i = add nuw nsw i32 %i.01027.i.i, 1
  %722 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %722)
  %723 = load i8, ptr %num_vcn_inst.i22, align 1
  %conv.i.i = zext i8 %723 to i32
  %cmp.i.i = icmp ult i32 %inc.i.i, %conv.i.i
  br i1 %cmp.i.i, label %for.inc.i.i.for.body.i.i_crit_edge, label %vcn_v2_5_mc_resume.exit.i

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i.i

vcn_v2_5_mc_resume.exit.i:                        ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %723)
  %cmp3801938.not.i = icmp eq i8 %723, 0
  br i1 %cmp3801938.not.i, label %vcn_v2_5_mc_resume.exit.i.if.then8_crit_edge, label %for.body382.lr.ph.i

vcn_v2_5_mc_resume.exit.i.if.then8_crit_edge:     ; preds = %vcn_v2_5_mc_resume.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

for.body382.lr.ph.i:                              ; preds = %vcn_v2_5_mc_resume.exit.i
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  br label %for.body382.i

for.body382.i:                                    ; preds = %for.inc1372.i.for.body382.i_crit_edge, %for.body382.lr.ph.i
  %i.21940.i = phi i32 [ 0, %for.body382.lr.ph.i ], [ %inc1373.i, %for.inc1372.i.for.body382.i_crit_edge ]
  %fw_shared_cpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 15
  %724 = ptrtoint ptr %fw_shared_cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %724)
  %725 = load ptr, ptr %fw_shared_cpu_addr.i, align 8
  %726 = ptrtoint ptr %harvest_config90.i to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load i32, ptr %harvest_config90.i, align 4
  %shl387.i = shl nuw i32 1, %i.21940.i
  %and388.i = and i32 %727, %shl387.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and388.i)
  %tobool389.not.i = icmp eq i32 %and388.i, 0
  br i1 %tobool389.not.i, label %if.end391.i, label %for.body382.i.for.inc1372.i_crit_edge

for.body382.i.for.inc1372.i_crit_edge:            ; preds = %for.body382.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc1372.i

if.end391.i:                                      ; preds = %for.body382.i
  %728 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %728)
  %729 = load i32, ptr %virt, align 8
  %and394.i = and i32 %729, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and394.i)
  %tobool395.not.i = icmp eq i32 %and394.i, 0
  br i1 %tobool395.not.i, label %if.end391.i.cond.false418.i_crit_edge, label %land.lhs.true396.i

if.end391.i.cond.false418.i_crit_edge:            ; preds = %if.end391.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i

land.lhs.true396.i:                               ; preds = %if.end391.i
  %730 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %730)
  %731 = load ptr, ptr %funcs137.i, align 4
  %tobool400.not.i = icmp eq ptr %731, null
  br i1 %tobool400.not.i, label %land.lhs.true396.i.cond.false418.i_crit_edge, label %land.lhs.true401.i

land.lhs.true396.i.cond.false418.i_crit_edge:     ; preds = %land.lhs.true396.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i

land.lhs.true401.i:                               ; preds = %land.lhs.true396.i
  %sriov_wreg405.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %731, i32 0, i32 12
  %732 = ptrtoint ptr %sriov_wreg405.i to i32
  call void @__asan_load4_noabort(i32 %732)
  %733 = load ptr, ptr %sriov_wreg405.i, align 4
  %tobool406.not.i = icmp eq ptr %733, null
  br i1 %tobool406.not.i, label %land.lhs.true401.i.cond.false418.i_crit_edge, label %cond.true407.i

land.lhs.true401.i.cond.false418.i_crit_edge:     ; preds = %land.lhs.true401.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false418.i

cond.true407.i:                                   ; preds = %land.lhs.true401.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx414.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.21940.i
  %734 = ptrtoint ptr %arrayidx414.i to i32
  call void @__asan_load4_noabort(i32 %734)
  %735 = load ptr, ptr %arrayidx414.i, align 4
  %arrayidx415.i = getelementptr i32, ptr %735, i32 1
  %736 = ptrtoint ptr %arrayidx415.i to i32
  call void @__asan_load4_noabort(i32 %736)
  %737 = load i32, ptr %arrayidx415.i, align 4
  %add416.i = add i32 %737, 73
  %738 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %738)
  %739 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %733(ptr noundef %handle, i32 noundef %add416.i, i32 noundef %739, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end427.i

cond.false418.i:                                  ; preds = %land.lhs.true401.i.cond.false418.i_crit_edge, %land.lhs.true396.i.cond.false418.i_crit_edge, %if.end391.i.cond.false418.i_crit_edge
  %arrayidx421.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.21940.i
  %740 = ptrtoint ptr %arrayidx421.i to i32
  call void @__asan_load4_noabort(i32 %740)
  %741 = load ptr, ptr %arrayidx421.i, align 4
  %arrayidx422.i = getelementptr i32, ptr %741, i32 1
  %742 = ptrtoint ptr %arrayidx422.i to i32
  call void @__asan_load4_noabort(i32 %742)
  %743 = load i32, ptr %arrayidx422.i, align 4
  %add423.i = add i32 %743, 73
  %744 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %744)
  %745 = load i32, ptr %gb_addr_config.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add423.i, i32 noundef %745, i32 noundef 0) #7
  br label %cond.end427.i

cond.end427.i:                                    ; preds = %cond.false418.i, %cond.true407.i
  %746 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %746)
  %747 = load i32, ptr %virt, align 8
  %and430.i = and i32 %747, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and430.i)
  %tobool431.not.i = icmp eq i32 %and430.i, 0
  br i1 %tobool431.not.i, label %cond.end427.i.cond.false456.i_crit_edge, label %land.lhs.true432.i

cond.end427.i.cond.false456.i_crit_edge:          ; preds = %cond.end427.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false456.i

land.lhs.true432.i:                               ; preds = %cond.end427.i
  %748 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %748)
  %749 = load ptr, ptr %funcs137.i, align 4
  %tobool436.not.i = icmp eq ptr %749, null
  br i1 %tobool436.not.i, label %land.lhs.true432.i.cond.false456.i_crit_edge, label %land.lhs.true437.i

land.lhs.true432.i.cond.false456.i_crit_edge:     ; preds = %land.lhs.true432.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false456.i

land.lhs.true437.i:                               ; preds = %land.lhs.true432.i
  %sriov_wreg441.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %749, i32 0, i32 12
  %750 = ptrtoint ptr %sriov_wreg441.i to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load ptr, ptr %sriov_wreg441.i, align 4
  %tobool442.not.i = icmp eq ptr %751, null
  br i1 %tobool442.not.i, label %land.lhs.true437.i.cond.false456.i_crit_edge, label %cond.true443.i

land.lhs.true437.i.cond.false456.i_crit_edge:     ; preds = %land.lhs.true437.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false456.i

cond.true443.i:                                   ; preds = %land.lhs.true437.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx450.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.21940.i
  %752 = ptrtoint ptr %arrayidx450.i to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load ptr, ptr %arrayidx450.i, align 4
  %arrayidx451.i = getelementptr i32, ptr %753, i32 1
  %754 = ptrtoint ptr %arrayidx451.i to i32
  call void @__asan_load4_noabort(i32 %754)
  %755 = load i32, ptr %arrayidx451.i, align 4
  %add452.i = add i32 %755, 73
  %756 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %751(ptr noundef %handle, i32 noundef %add452.i, i32 noundef %757, i32 noundef 0, i32 noundef 16) #7
  br label %do.body466.i

cond.false456.i:                                  ; preds = %land.lhs.true437.i.cond.false456.i_crit_edge, %land.lhs.true432.i.cond.false456.i_crit_edge, %cond.end427.i.cond.false456.i_crit_edge
  %arrayidx459.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.21940.i
  %758 = ptrtoint ptr %arrayidx459.i to i32
  call void @__asan_load4_noabort(i32 %758)
  %759 = load ptr, ptr %arrayidx459.i, align 4
  %arrayidx460.i = getelementptr i32, ptr %759, i32 1
  %760 = ptrtoint ptr %arrayidx460.i to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load i32, ptr %arrayidx460.i, align 4
  %add461.i = add i32 %761, 73
  %762 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %762)
  %763 = load i32, ptr %gb_addr_config.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add461.i, i32 noundef %763, i32 noundef 0) #7
  br label %do.body466.i

do.body466.i:                                     ; preds = %cond.false456.i, %cond.true443.i
  %arrayidx470.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.21940.i
  %764 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %764)
  %765 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx471.i = getelementptr i32, ptr %765, i32 1
  %766 = ptrtoint ptr %arrayidx471.i to i32
  call void @__asan_load4_noabort(i32 %766)
  %767 = load i32, ptr %arrayidx471.i, align 4
  %add472.i = add i32 %767, 1190
  %call473.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add472.i, i32 noundef 0) #7
  %and474.i = and i32 %call473.i, -257
  %768 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %768)
  %769 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx479.i = getelementptr i32, ptr %769, i32 1
  %770 = ptrtoint ptr %arrayidx479.i to i32
  call void @__asan_load4_noabort(i32 %770)
  %771 = load i32, ptr %arrayidx479.i, align 4
  %add480.i = add i32 %771, 1190
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add480.i, i32 noundef %and474.i, i32 noundef 0) #7
  %772 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %772)
  %773 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx488.i = getelementptr i32, ptr %773, i32 1
  %774 = ptrtoint ptr %arrayidx488.i to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load i32, ptr %arrayidx488.i, align 4
  %add489.i = add i32 %775, 198
  %call490.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add489.i, i32 noundef 0) #7
  %and491.i = and i32 %call490.i, -9
  %776 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx496.i = getelementptr i32, ptr %777, i32 1
  %778 = ptrtoint ptr %arrayidx496.i to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load i32, ptr %arrayidx496.i, align 4
  %add497.i = add i32 %779, 198
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add497.i, i32 noundef %and491.i, i32 noundef 0) #7
  %780 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %780)
  %781 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx505.i = getelementptr i32, ptr %781, i32 1
  %782 = ptrtoint ptr %arrayidx505.i to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load i32, ptr %arrayidx505.i, align 4
  %add506.i = add i32 %783, 342
  %call507.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add506.i, i32 noundef 0) #7
  %and508.i = and i32 %call507.i, -268435457
  %784 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx513.i = getelementptr i32, ptr %785, i32 1
  %786 = ptrtoint ptr %arrayidx513.i to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load i32, ptr %arrayidx513.i, align 4
  %add514.i = add i32 %787, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add514.i, i32 noundef %and508.i, i32 noundef 0) #7
  br label %for.cond521.preheader.i

for.cond521.preheader.i:                          ; preds = %if.end575.i.for.cond521.preheader.i_crit_edge, %do.body466.i
  %k.01936.i = phi i32 [ 0, %do.body466.i ], [ %inc623.i, %if.end575.i.for.cond521.preheader.i_crit_edge ]
  br label %for.body524.i

for.body524.i:                                    ; preds = %for.inc569.i.for.body524.i_crit_edge, %for.cond521.preheader.i
  %j.01933.i = phi i32 [ 0, %for.cond521.preheader.i ], [ %inc570.i, %for.inc569.i.for.body524.i_crit_edge ]
  %788 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %788)
  %789 = load i32, ptr %virt, align 8
  %and527.i = and i32 %789, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and527.i)
  %tobool528.not.i = icmp eq i32 %and527.i, 0
  br i1 %tobool528.not.i, label %for.body524.i.cond.false551.i_crit_edge, label %land.lhs.true529.i

for.body524.i.cond.false551.i_crit_edge:          ; preds = %for.body524.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false551.i

land.lhs.true529.i:                               ; preds = %for.body524.i
  %790 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %790)
  %791 = load ptr, ptr %funcs137.i, align 4
  %tobool533.not.i = icmp eq ptr %791, null
  br i1 %tobool533.not.i, label %land.lhs.true529.i.cond.false551.i_crit_edge, label %land.lhs.true534.i

land.lhs.true529.i.cond.false551.i_crit_edge:     ; preds = %land.lhs.true529.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false551.i

land.lhs.true534.i:                               ; preds = %land.lhs.true529.i
  %sriov_rreg538.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %791, i32 0, i32 13
  %792 = ptrtoint ptr %sriov_rreg538.i to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load ptr, ptr %sriov_rreg538.i, align 4
  %tobool539.not.i = icmp eq ptr %793, null
  br i1 %tobool539.not.i, label %land.lhs.true534.i.cond.false551.i_crit_edge, label %cond.true540.i

land.lhs.true534.i.cond.false551.i_crit_edge:     ; preds = %land.lhs.true534.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false551.i

cond.true540.i:                                   ; preds = %land.lhs.true534.i
  call void @__sanitizer_cov_trace_pc() #9
  %794 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %794)
  %795 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx548.i = getelementptr i32, ptr %795, i32 1
  %796 = ptrtoint ptr %arrayidx548.i to i32
  call void @__asan_load4_noabort(i32 %796)
  %797 = load i32, ptr %arrayidx548.i, align 4
  %add549.i = add i32 %797, 128
  %call550.i = tail call i32 %793(ptr noundef %handle, i32 noundef %add549.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end558.i

cond.false551.i:                                  ; preds = %land.lhs.true534.i.cond.false551.i_crit_edge, %land.lhs.true529.i.cond.false551.i_crit_edge, %for.body524.i.cond.false551.i_crit_edge
  %798 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx555.i = getelementptr i32, ptr %799, i32 1
  %800 = ptrtoint ptr %arrayidx555.i to i32
  call void @__asan_load4_noabort(i32 %800)
  %801 = load i32, ptr %arrayidx555.i, align 4
  %add556.i = add i32 %801, 128
  %call557.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add556.i, i32 noundef 0) #7
  br label %cond.end558.i

cond.end558.i:                                    ; preds = %cond.false551.i, %cond.true540.i
  %cond559.i = phi i32 [ %call550.i, %cond.true540.i ], [ %call557.i, %cond.false551.i ]
  %and560.i = and i32 %cond559.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and560.i)
  %tobool561.not.i = icmp eq i32 %and560.i, 0
  br i1 %tobool561.not.i, label %if.end563.i, label %do.body628.i

if.end563.i:                                      ; preds = %cond.end558.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_emu_mode to i32))
  %802 = load i32, ptr @amdgpu_emu_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %802)
  %cmp564.i = icmp eq i32 %802, 1
  br i1 %cmp564.i, label %if.then566.i, label %while.body.preheader.i

while.body.preheader.i:                           ; preds = %if.end563.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %803 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %803(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %804 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %804(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %805 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %805(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %806 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %806(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %807 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %807(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %808 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %808(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %809 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %809(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %810 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %810(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %811 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %811(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %812 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %812(i32 noundef 214748000) #7
  br label %for.inc569.i

if.then566.i:                                     ; preds = %if.end563.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @msleep(i32 noundef 500) #7
  br label %for.inc569.i

for.inc569.i:                                     ; preds = %if.then566.i, %while.body.preheader.i
  %inc570.i = add nuw nsw i32 %j.01933.i, 1
  %exitcond.not.i = icmp eq i32 %inc570.i, 100
  br i1 %exitcond.not.i, label %if.end575.i, label %for.inc569.i.for.body524.i_crit_edge

for.inc569.i.for.body524.i_crit_edge:             ; preds = %for.inc569.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body524.i

if.end575.i:                                      ; preds = %for.inc569.i
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.52) #7
  %813 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %813)
  %814 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx581.i = getelementptr i32, ptr %814, i32 1
  %815 = ptrtoint ptr %arrayidx581.i to i32
  call void @__asan_load4_noabort(i32 %815)
  %816 = load i32, ptr %arrayidx581.i, align 4
  %add582.i = add i32 %816, 342
  %call583.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add582.i, i32 noundef 0) #7
  %or585.i = or i32 %call583.i, 268435456
  %817 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %817)
  %818 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx589.i = getelementptr i32, ptr %818, i32 1
  %819 = ptrtoint ptr %arrayidx589.i to i32
  call void @__asan_load4_noabort(i32 %819)
  %820 = load i32, ptr %arrayidx589.i, align 4
  %add590.i = add i32 %820, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add590.i, i32 noundef %or585.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %821 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %821(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %822 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %822(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %823 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %823(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %824 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %824(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %825 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %825(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %826 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %826(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %827 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %827(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %828 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %828(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %829 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %829(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %830 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %830(i32 noundef 214748000) #7
  %831 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %831)
  %832 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx604.i = getelementptr i32, ptr %832, i32 1
  %833 = ptrtoint ptr %arrayidx604.i to i32
  call void @__asan_load4_noabort(i32 %833)
  %834 = load i32, ptr %arrayidx604.i, align 4
  %add605.i = add i32 %834, 342
  %call606.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add605.i, i32 noundef 0) #7
  %and607.i = and i32 %call606.i, -268435457
  %835 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %835)
  %836 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx612.i = getelementptr i32, ptr %836, i32 1
  %837 = ptrtoint ptr %arrayidx612.i to i32
  call void @__asan_load4_noabort(i32 %837)
  %838 = load i32, ptr %arrayidx612.i, align 4
  %add613.i = add i32 %838, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add613.i, i32 noundef %and607.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %839 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %839(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %840 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %840(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %841 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %841(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %842 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %842(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %843 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %843(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %844 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %844(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %845 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %845(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %846 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %846(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %847 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %847(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %848 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %848(i32 noundef 214748000) #7
  %inc623.i = add nuw nsw i32 %k.01936.i, 1
  %exitcond1961.not.i = icmp eq i32 %inc623.i, 10
  br i1 %exitcond1961.not.i, label %cleanup1369.i, label %if.end575.i.for.cond521.preheader.i_crit_edge

if.end575.i.for.cond521.preheader.i_crit_edge:    ; preds = %if.end575.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.cond521.preheader.i

do.body628.i:                                     ; preds = %cond.end558.i
  %849 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %849)
  %850 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx633.i = getelementptr i32, ptr %850, i32 1
  %851 = ptrtoint ptr %arrayidx633.i to i32
  call void @__asan_load4_noabort(i32 %851)
  %852 = load i32, ptr %arrayidx633.i, align 4
  %add634.i = add i32 %852, 161
  %call635.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add634.i, i32 noundef 0) #7
  %or637.i = or i32 %call635.i, 2
  %853 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %853)
  %854 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx641.i = getelementptr i32, ptr %854, i32 1
  %855 = ptrtoint ptr %arrayidx641.i to i32
  call void @__asan_load4_noabort(i32 %855)
  %856 = load i32, ptr %arrayidx641.i, align 4
  %add642.i = add i32 %856, 161
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add642.i, i32 noundef %or637.i, i32 noundef 0) #7
  %857 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %857)
  %858 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx650.i = getelementptr i32, ptr %858, i32 1
  %859 = ptrtoint ptr %arrayidx650.i to i32
  call void @__asan_load4_noabort(i32 %859)
  %860 = load i32, ptr %arrayidx650.i, align 4
  %add651.i = add i32 %860, 128
  %call652.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add651.i, i32 noundef 0) #7
  %and653.i = and i32 %call652.i, -5
  %861 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx658.i = getelementptr i32, ptr %862, i32 1
  %863 = ptrtoint ptr %arrayidx658.i to i32
  call void @__asan_load4_noabort(i32 %863)
  %864 = load i32, ptr %arrayidx658.i, align 4
  %add659.i = add i32 %864, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add659.i, i32 noundef %and653.i, i32 noundef 0) #7
  %865 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %865)
  %866 = load i32, ptr %virt, align 8
  %and664.i = and i32 %866, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and664.i)
  %tobool665.not.i = icmp eq i32 %and664.i, 0
  br i1 %tobool665.not.i, label %do.body628.i.cond.false687.i_crit_edge, label %land.lhs.true666.i

do.body628.i.cond.false687.i_crit_edge:           ; preds = %do.body628.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false687.i

land.lhs.true666.i:                               ; preds = %do.body628.i
  %867 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %867)
  %868 = load ptr, ptr %funcs137.i, align 4
  %tobool670.not.i = icmp eq ptr %868, null
  br i1 %tobool670.not.i, label %land.lhs.true666.i.cond.false687.i_crit_edge, label %land.lhs.true671.i

land.lhs.true666.i.cond.false687.i_crit_edge:     ; preds = %land.lhs.true666.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false687.i

land.lhs.true671.i:                               ; preds = %land.lhs.true666.i
  %sriov_wreg675.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %868, i32 0, i32 12
  %869 = ptrtoint ptr %sriov_wreg675.i to i32
  call void @__asan_load4_noabort(i32 %869)
  %870 = load ptr, ptr %sriov_wreg675.i, align 4
  %tobool676.not.i = icmp eq ptr %870, null
  br i1 %tobool676.not.i, label %land.lhs.true671.i.cond.false687.i_crit_edge, label %cond.true677.i

land.lhs.true671.i.cond.false687.i_crit_edge:     ; preds = %land.lhs.true671.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false687.i

cond.true677.i:                                   ; preds = %land.lhs.true671.i
  call void @__sanitizer_cov_trace_pc() #9
  %871 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %871)
  %872 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx685.i = getelementptr i32, ptr %872, i32 1
  %873 = ptrtoint ptr %arrayidx685.i to i32
  call void @__asan_load4_noabort(i32 %873)
  %874 = load i32, ptr %arrayidx685.i, align 4
  %add686.i = add i32 %874, 1200
  tail call void %870(ptr noundef %handle, i32 noundef %add686.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end693.i

cond.false687.i:                                  ; preds = %land.lhs.true671.i.cond.false687.i_crit_edge, %land.lhs.true666.i.cond.false687.i_crit_edge, %do.body628.i.cond.false687.i_crit_edge
  %875 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %875)
  %876 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx691.i = getelementptr i32, ptr %876, i32 1
  %877 = ptrtoint ptr %arrayidx691.i to i32
  call void @__asan_load4_noabort(i32 %877)
  %878 = load i32, ptr %arrayidx691.i, align 4
  %add692.i = add i32 %878, 1200
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add692.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end693.i

cond.end693.i:                                    ; preds = %cond.false687.i, %cond.true677.i
  %ring_size.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 9
  %879 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %879)
  %880 = load i32, ptr %ring_size.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %880)
  %cmp.i1907.i = icmp ugt i32 %880, 1
  %sub.i1908.i = add i32 %880, -1
  %881 = tail call i32 @llvm.ctlz.i32(i32 %sub.i1908.i, i1 false) #7, !range !131
  %add.i.i63 = sub nsw i32 0, %881
  %add.i.i63.op = and i32 %add.i.i63, 31
  %add.i.i63.op.op = or i32 %add.i.i63.op, 285278464
  %or744.i = select i1 %cmp.i1907.i, i32 %add.i.i63.op.op, i32 285278464
  %882 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load i32, ptr %virt, align 8
  %and747.i = and i32 %883, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and747.i)
  %tobool748.not.i = icmp eq i32 %and747.i, 0
  br i1 %tobool748.not.i, label %cond.end693.i.cond.false770.i_crit_edge, label %land.lhs.true749.i

cond.end693.i.cond.false770.i_crit_edge:          ; preds = %cond.end693.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false770.i

land.lhs.true749.i:                               ; preds = %cond.end693.i
  %884 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %884)
  %885 = load ptr, ptr %funcs137.i, align 4
  %tobool753.not.i = icmp eq ptr %885, null
  br i1 %tobool753.not.i, label %land.lhs.true749.i.cond.false770.i_crit_edge, label %land.lhs.true754.i

land.lhs.true749.i.cond.false770.i_crit_edge:     ; preds = %land.lhs.true749.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false770.i

land.lhs.true754.i:                               ; preds = %land.lhs.true749.i
  %sriov_wreg758.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %885, i32 0, i32 12
  %886 = ptrtoint ptr %sriov_wreg758.i to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load ptr, ptr %sriov_wreg758.i, align 4
  %tobool759.not.i = icmp eq ptr %887, null
  br i1 %tobool759.not.i, label %land.lhs.true754.i.cond.false770.i_crit_edge, label %cond.true760.i

land.lhs.true754.i.cond.false770.i_crit_edge:     ; preds = %land.lhs.true754.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false770.i

cond.true760.i:                                   ; preds = %land.lhs.true754.i
  call void @__sanitizer_cov_trace_pc() #9
  %888 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx768.i = getelementptr i32, ptr %889, i32 1
  %890 = ptrtoint ptr %arrayidx768.i to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load i32, ptr %arrayidx768.i, align 4
  %add769.i = add i32 %891, 734
  tail call void %887(ptr noundef %handle, i32 noundef %add769.i, i32 noundef %or744.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end776.i

cond.false770.i:                                  ; preds = %land.lhs.true754.i.cond.false770.i_crit_edge, %land.lhs.true749.i.cond.false770.i_crit_edge, %cond.end693.i.cond.false770.i_crit_edge
  %892 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx774.i = getelementptr i32, ptr %893, i32 1
  %894 = ptrtoint ptr %arrayidx774.i to i32
  call void @__asan_load4_noabort(i32 %894)
  %895 = load i32, ptr %arrayidx774.i, align 4
  %add775.i = add i32 %895, 734
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add775.i, i32 noundef %or744.i, i32 noundef 0) #7
  br label %cond.end776.i

cond.end776.i:                                    ; preds = %cond.false770.i, %cond.true760.i
  %multi_queue.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %725, i32 0, i32 4
  %896 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %896)
  %897 = load volatile i8, ptr %multi_queue.i, align 1
  %898 = or i8 %897, 1
  store volatile i8 %898, ptr %multi_queue.i, align 1
  %899 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %899)
  %900 = load i32, ptr %virt, align 8
  %and782.i = and i32 %900, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and782.i)
  %tobool783.not.i = icmp eq i32 %and782.i, 0
  br i1 %tobool783.not.i, label %cond.end776.i.cond.false807.i_crit_edge, label %land.lhs.true784.i

cond.end776.i.cond.false807.i_crit_edge:          ; preds = %cond.end776.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

land.lhs.true784.i:                               ; preds = %cond.end776.i
  %901 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %901)
  %902 = load ptr, ptr %funcs137.i, align 4
  %tobool788.not.i = icmp eq ptr %902, null
  br i1 %tobool788.not.i, label %land.lhs.true784.i.cond.false807.i_crit_edge, label %land.lhs.true789.i

land.lhs.true784.i.cond.false807.i_crit_edge:     ; preds = %land.lhs.true784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

land.lhs.true789.i:                               ; preds = %land.lhs.true784.i
  %sriov_wreg793.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %902, i32 0, i32 12
  %903 = ptrtoint ptr %sriov_wreg793.i to i32
  call void @__asan_load4_noabort(i32 %903)
  %904 = load ptr, ptr %sriov_wreg793.i, align 4
  %tobool794.not.i = icmp eq ptr %904, null
  br i1 %tobool794.not.i, label %land.lhs.true789.i.cond.false807.i_crit_edge, label %cond.true795.i

land.lhs.true789.i.cond.false807.i_crit_edge:     ; preds = %land.lhs.true789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

cond.true795.i:                                   ; preds = %land.lhs.true789.i
  call void @__sanitizer_cov_trace_pc() #9
  %905 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %905)
  %906 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx803.i = getelementptr i32, ptr %906, i32 1
  %907 = ptrtoint ptr %arrayidx803.i to i32
  call void @__asan_load4_noabort(i32 %907)
  %908 = load i32, ptr %arrayidx803.i, align 4
  %add804.i = add i32 %908, 1074
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 12
  %909 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %909)
  %910 = load i64, ptr %gpu_addr.i, align 8
  %conv806.i = trunc i64 %910 to i32
  tail call void %904(ptr noundef %handle, i32 noundef %add804.i, i32 noundef %conv806.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end816.i

cond.false807.i:                                  ; preds = %land.lhs.true789.i.cond.false807.i_crit_edge, %land.lhs.true784.i.cond.false807.i_crit_edge, %cond.end776.i.cond.false807.i_crit_edge
  %911 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %911)
  %912 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx811.i = getelementptr i32, ptr %912, i32 1
  %913 = ptrtoint ptr %arrayidx811.i to i32
  call void @__asan_load4_noabort(i32 %913)
  %914 = load i32, ptr %arrayidx811.i, align 4
  %add812.i = add i32 %914, 1074
  %gpu_addr813.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 12
  %915 = ptrtoint ptr %gpu_addr813.i to i32
  call void @__asan_load8_noabort(i32 %915)
  %916 = load i64, ptr %gpu_addr813.i, align 8
  %conv815.i = trunc i64 %916 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add812.i, i32 noundef %conv815.i, i32 noundef 0) #7
  br label %cond.end816.i

cond.end816.i:                                    ; preds = %cond.false807.i, %cond.true795.i
  %917 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %917)
  %918 = load i32, ptr %virt, align 8
  %and819.i = and i32 %918, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and819.i)
  %tobool820.not.i = icmp eq i32 %and819.i, 0
  br i1 %tobool820.not.i, label %cond.end816.i.cond.false845.i_crit_edge, label %land.lhs.true821.i

cond.end816.i.cond.false845.i_crit_edge:          ; preds = %cond.end816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false845.i

land.lhs.true821.i:                               ; preds = %cond.end816.i
  %919 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %919)
  %920 = load ptr, ptr %funcs137.i, align 4
  %tobool825.not.i = icmp eq ptr %920, null
  br i1 %tobool825.not.i, label %land.lhs.true821.i.cond.false845.i_crit_edge, label %land.lhs.true826.i

land.lhs.true821.i.cond.false845.i_crit_edge:     ; preds = %land.lhs.true821.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false845.i

land.lhs.true826.i:                               ; preds = %land.lhs.true821.i
  %sriov_wreg830.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %920, i32 0, i32 12
  %921 = ptrtoint ptr %sriov_wreg830.i to i32
  call void @__asan_load4_noabort(i32 %921)
  %922 = load ptr, ptr %sriov_wreg830.i, align 4
  %tobool831.not.i = icmp eq ptr %922, null
  br i1 %tobool831.not.i, label %land.lhs.true826.i.cond.false845.i_crit_edge, label %cond.true832.i

land.lhs.true826.i.cond.false845.i_crit_edge:     ; preds = %land.lhs.true826.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false845.i

cond.true832.i:                                   ; preds = %land.lhs.true826.i
  call void @__sanitizer_cov_trace_pc() #9
  %923 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %923)
  %924 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx840.i = getelementptr i32, ptr %924, i32 1
  %925 = ptrtoint ptr %arrayidx840.i to i32
  call void @__asan_load4_noabort(i32 %925)
  %926 = load i32, ptr %arrayidx840.i, align 4
  %add841.i = add i32 %926, 1075
  %gpu_addr842.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 12
  %927 = ptrtoint ptr %gpu_addr842.i to i32
  call void @__asan_load8_noabort(i32 %927)
  %928 = load i64, ptr %gpu_addr842.i, align 8
  %shr.i = lshr i64 %928, 32
  %conv844.i = trunc i64 %shr.i to i32
  tail call void %922(ptr noundef %handle, i32 noundef %add841.i, i32 noundef %conv844.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end855.i

cond.false845.i:                                  ; preds = %land.lhs.true826.i.cond.false845.i_crit_edge, %land.lhs.true821.i.cond.false845.i_crit_edge, %cond.end816.i.cond.false845.i_crit_edge
  %929 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %929)
  %930 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx849.i = getelementptr i32, ptr %930, i32 1
  %931 = ptrtoint ptr %arrayidx849.i to i32
  call void @__asan_load4_noabort(i32 %931)
  %932 = load i32, ptr %arrayidx849.i, align 4
  %add850.i = add i32 %932, 1075
  %gpu_addr851.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 12
  %933 = ptrtoint ptr %gpu_addr851.i to i32
  call void @__asan_load8_noabort(i32 %933)
  %934 = load i64, ptr %gpu_addr851.i, align 8
  %shr852.i = lshr i64 %934, 32
  %conv854.i = trunc i64 %shr852.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add850.i, i32 noundef %conv854.i, i32 noundef 0) #7
  br label %cond.end855.i

cond.end855.i:                                    ; preds = %cond.false845.i, %cond.true832.i
  %935 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %935)
  %936 = load i32, ptr %virt, align 8
  %and858.i = and i32 %936, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and858.i)
  %tobool859.not.i = icmp eq i32 %and858.i, 0
  br i1 %tobool859.not.i, label %cond.end855.i.cond.false881.i_crit_edge, label %land.lhs.true860.i

cond.end855.i.cond.false881.i_crit_edge:          ; preds = %cond.end855.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true860.i:                               ; preds = %cond.end855.i
  %937 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %937)
  %938 = load ptr, ptr %funcs137.i, align 4
  %tobool864.not.i = icmp eq ptr %938, null
  br i1 %tobool864.not.i, label %land.lhs.true860.i.cond.false881.i_crit_edge, label %land.lhs.true865.i

land.lhs.true860.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true860.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true865.i:                               ; preds = %land.lhs.true860.i
  %sriov_wreg869.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %938, i32 0, i32 12
  %939 = ptrtoint ptr %sriov_wreg869.i to i32
  call void @__asan_load4_noabort(i32 %939)
  %940 = load ptr, ptr %sriov_wreg869.i, align 4
  %tobool870.not.i = icmp eq ptr %940, null
  br i1 %tobool870.not.i, label %land.lhs.true865.i.cond.false881.i_crit_edge, label %cond.true871.i

land.lhs.true865.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true865.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

cond.true871.i:                                   ; preds = %land.lhs.true865.i
  call void @__sanitizer_cov_trace_pc() #9
  %941 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %941)
  %942 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx879.i = getelementptr i32, ptr %942, i32 1
  %943 = ptrtoint ptr %arrayidx879.i to i32
  call void @__asan_load4_noabort(i32 %943)
  %944 = load i32, ptr %arrayidx879.i, align 4
  %add880.i = add i32 %944, 736
  tail call void %940(ptr noundef %handle, i32 noundef %add880.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end887.i

cond.false881.i:                                  ; preds = %land.lhs.true865.i.cond.false881.i_crit_edge, %land.lhs.true860.i.cond.false881.i_crit_edge, %cond.end855.i.cond.false881.i_crit_edge
  %945 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %945)
  %946 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx885.i = getelementptr i32, ptr %946, i32 1
  %947 = ptrtoint ptr %arrayidx885.i to i32
  call void @__asan_load4_noabort(i32 %947)
  %948 = load i32, ptr %arrayidx885.i, align 4
  %add886.i = add i32 %948, 736
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add886.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end887.i

cond.end887.i:                                    ; preds = %cond.false881.i, %cond.true871.i
  %949 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %949)
  %950 = load i32, ptr %virt, align 8
  %and890.i = and i32 %950, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and890.i)
  %tobool891.not.i = icmp eq i32 %and890.i, 0
  br i1 %tobool891.not.i, label %cond.end887.i.cond.false914.i_crit_edge, label %land.lhs.true892.i

cond.end887.i.cond.false914.i_crit_edge:          ; preds = %cond.end887.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

land.lhs.true892.i:                               ; preds = %cond.end887.i
  %951 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %951)
  %952 = load ptr, ptr %funcs137.i, align 4
  %tobool896.not.i = icmp eq ptr %952, null
  br i1 %tobool896.not.i, label %land.lhs.true892.i.cond.false914.i_crit_edge, label %land.lhs.true897.i

land.lhs.true892.i.cond.false914.i_crit_edge:     ; preds = %land.lhs.true892.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

land.lhs.true897.i:                               ; preds = %land.lhs.true892.i
  %sriov_rreg901.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %952, i32 0, i32 13
  %953 = ptrtoint ptr %sriov_rreg901.i to i32
  call void @__asan_load4_noabort(i32 %953)
  %954 = load ptr, ptr %sriov_rreg901.i, align 4
  %tobool902.not.i = icmp eq ptr %954, null
  br i1 %tobool902.not.i, label %land.lhs.true897.i.cond.false914.i_crit_edge, label %cond.true903.i

land.lhs.true897.i.cond.false914.i_crit_edge:     ; preds = %land.lhs.true897.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

cond.true903.i:                                   ; preds = %land.lhs.true897.i
  call void @__sanitizer_cov_trace_pc() #9
  %955 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %955)
  %956 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx911.i = getelementptr i32, ptr %956, i32 1
  %957 = ptrtoint ptr %arrayidx911.i to i32
  call void @__asan_load4_noabort(i32 %957)
  %958 = load i32, ptr %arrayidx911.i, align 4
  %add912.i = add i32 %958, 736
  %call913.i = tail call i32 %954(ptr noundef %handle, i32 noundef %add912.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end921.i

cond.false914.i:                                  ; preds = %land.lhs.true897.i.cond.false914.i_crit_edge, %land.lhs.true892.i.cond.false914.i_crit_edge, %cond.end887.i.cond.false914.i_crit_edge
  %959 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %959)
  %960 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx918.i = getelementptr i32, ptr %960, i32 1
  %961 = ptrtoint ptr %arrayidx918.i to i32
  call void @__asan_load4_noabort(i32 %961)
  %962 = load i32, ptr %arrayidx918.i, align 4
  %add919.i = add i32 %962, 736
  %call920.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add919.i, i32 noundef 0) #7
  br label %cond.end921.i

cond.end921.i:                                    ; preds = %cond.false914.i, %cond.true903.i
  %cond922.i = phi i32 [ %call913.i, %cond.true903.i ], [ %call920.i, %cond.false914.i ]
  %conv923.i = zext i32 %cond922.i to i64
  %wptr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 4, i32 7
  %963 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %963)
  store i64 %conv923.i, ptr %wptr.i, align 8
  %964 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load i32, ptr %virt, align 8
  %and926.i = and i32 %965, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and926.i)
  %tobool927.not.i = icmp eq i32 %and926.i, 0
  br i1 %tobool927.not.i, label %cond.end921.i.cond.false952.i_crit_edge, label %land.lhs.true928.i

cond.end921.i.cond.false952.i_crit_edge:          ; preds = %cond.end921.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

land.lhs.true928.i:                               ; preds = %cond.end921.i
  %966 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load ptr, ptr %funcs137.i, align 4
  %tobool932.not.i = icmp eq ptr %967, null
  br i1 %tobool932.not.i, label %land.lhs.true928.i.cond.false952.i_crit_edge, label %land.lhs.true933.i

land.lhs.true928.i.cond.false952.i_crit_edge:     ; preds = %land.lhs.true928.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

land.lhs.true933.i:                               ; preds = %land.lhs.true928.i
  %sriov_wreg937.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %967, i32 0, i32 12
  %968 = ptrtoint ptr %sriov_wreg937.i to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %sriov_wreg937.i, align 4
  %tobool938.not.i = icmp eq ptr %969, null
  br i1 %tobool938.not.i, label %land.lhs.true933.i.cond.false952.i_crit_edge, label %cond.true939.i

land.lhs.true933.i.cond.false952.i_crit_edge:     ; preds = %land.lhs.true933.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

cond.true939.i:                                   ; preds = %land.lhs.true933.i
  call void @__sanitizer_cov_trace_pc() #9
  %970 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx947.i = getelementptr i32, ptr %971, i32 1
  %972 = ptrtoint ptr %arrayidx947.i to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load i32, ptr %arrayidx947.i, align 4
  %add948.i = add i32 %973, 737
  tail call void %969(ptr noundef %handle, i32 noundef %add948.i, i32 noundef %cond922.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end961.i

cond.false952.i:                                  ; preds = %land.lhs.true933.i.cond.false952.i_crit_edge, %land.lhs.true928.i.cond.false952.i_crit_edge, %cond.end921.i.cond.false952.i_crit_edge
  %974 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %974)
  %975 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx956.i = getelementptr i32, ptr %975, i32 1
  %976 = ptrtoint ptr %arrayidx956.i to i32
  call void @__asan_load4_noabort(i32 %976)
  %977 = load i32, ptr %arrayidx956.i, align 4
  %add957.i = add i32 %977, 737
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add957.i, i32 noundef %cond922.i, i32 noundef 0) #7
  br label %cond.end961.i

cond.end961.i:                                    ; preds = %cond.false952.i, %cond.true939.i
  %978 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %978)
  %979 = load volatile i8, ptr %multi_queue.i, align 1
  %980 = and i8 %979, -2
  store volatile i8 %980, ptr %multi_queue.i, align 1
  %encode_generalpurpose_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %725, i32 0, i32 4, i32 1
  %981 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %981)
  %982 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  %983 = or i8 %982, 1
  store volatile i8 %983, ptr %encode_generalpurpose_queue_mode.i, align 1
  %ring_enc.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5
  %984 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %984)
  %985 = load i32, ptr %virt, align 8
  %and977.i = and i32 %985, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and977.i)
  %tobool978.not.i = icmp eq i32 %and977.i, 0
  br i1 %tobool978.not.i, label %cond.end961.i.cond.false1003.i_crit_edge, label %land.lhs.true979.i

cond.end961.i.cond.false1003.i_crit_edge:         ; preds = %cond.end961.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1003.i

land.lhs.true979.i:                               ; preds = %cond.end961.i
  %986 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %986)
  %987 = load ptr, ptr %funcs137.i, align 4
  %tobool983.not.i = icmp eq ptr %987, null
  br i1 %tobool983.not.i, label %land.lhs.true979.i.cond.false1003.i_crit_edge, label %land.lhs.true984.i

land.lhs.true979.i.cond.false1003.i_crit_edge:    ; preds = %land.lhs.true979.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1003.i

land.lhs.true984.i:                               ; preds = %land.lhs.true979.i
  %sriov_wreg988.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %987, i32 0, i32 12
  %988 = ptrtoint ptr %sriov_wreg988.i to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load ptr, ptr %sriov_wreg988.i, align 4
  %tobool989.not.i = icmp eq ptr %989, null
  br i1 %tobool989.not.i, label %land.lhs.true984.i.cond.false1003.i_crit_edge, label %cond.true990.i

land.lhs.true984.i.cond.false1003.i_crit_edge:    ; preds = %land.lhs.true984.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1003.i

cond.true990.i:                                   ; preds = %land.lhs.true984.i
  call void @__sanitizer_cov_trace_pc() #9
  %990 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx998.i = getelementptr i32, ptr %991, i32 1
  %992 = ptrtoint ptr %arrayidx998.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load i32, ptr %arrayidx998.i, align 4
  %add999.i = add i32 %993, 173
  %wptr1000.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %994 = ptrtoint ptr %wptr1000.i to i32
  call void @__asan_load8_noabort(i32 %994)
  %995 = load i64, ptr %wptr1000.i, align 8
  %conv1002.i = trunc i64 %995 to i32
  tail call void %989(ptr noundef %handle, i32 noundef %add999.i, i32 noundef %conv1002.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1012.i

cond.false1003.i:                                 ; preds = %land.lhs.true984.i.cond.false1003.i_crit_edge, %land.lhs.true979.i.cond.false1003.i_crit_edge, %cond.end961.i.cond.false1003.i_crit_edge
  %996 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1007.i = getelementptr i32, ptr %997, i32 1
  %998 = ptrtoint ptr %arrayidx1007.i to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load i32, ptr %arrayidx1007.i, align 4
  %add1008.i = add i32 %999, 173
  %wptr1009.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1000 = ptrtoint ptr %wptr1009.i to i32
  call void @__asan_load8_noabort(i32 %1000)
  %1001 = load i64, ptr %wptr1009.i, align 8
  %conv1011.i = trunc i64 %1001 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1008.i, i32 noundef %conv1011.i, i32 noundef 0) #7
  br label %cond.end1012.i

cond.end1012.i:                                   ; preds = %cond.false1003.i, %cond.true990.i
  %1002 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load i32, ptr %virt, align 8
  %and1015.i = and i32 %1003, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1015.i)
  %tobool1016.not.i = icmp eq i32 %and1015.i, 0
  br i1 %tobool1016.not.i, label %cond.end1012.i.cond.false1041.i_crit_edge, label %land.lhs.true1017.i

cond.end1012.i.cond.false1041.i_crit_edge:        ; preds = %cond.end1012.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041.i

land.lhs.true1017.i:                              ; preds = %cond.end1012.i
  %1004 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load ptr, ptr %funcs137.i, align 4
  %tobool1021.not.i = icmp eq ptr %1005, null
  br i1 %tobool1021.not.i, label %land.lhs.true1017.i.cond.false1041.i_crit_edge, label %land.lhs.true1022.i

land.lhs.true1017.i.cond.false1041.i_crit_edge:   ; preds = %land.lhs.true1017.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041.i

land.lhs.true1022.i:                              ; preds = %land.lhs.true1017.i
  %sriov_wreg1026.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1005, i32 0, i32 12
  %1006 = ptrtoint ptr %sriov_wreg1026.i to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load ptr, ptr %sriov_wreg1026.i, align 4
  %tobool1027.not.i = icmp eq ptr %1007, null
  br i1 %tobool1027.not.i, label %land.lhs.true1022.i.cond.false1041.i_crit_edge, label %cond.true1028.i

land.lhs.true1022.i.cond.false1041.i_crit_edge:   ; preds = %land.lhs.true1022.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041.i

cond.true1028.i:                                  ; preds = %land.lhs.true1022.i
  call void @__sanitizer_cov_trace_pc() #9
  %1008 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1036.i = getelementptr i32, ptr %1009, i32 1
  %1010 = ptrtoint ptr %arrayidx1036.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load i32, ptr %arrayidx1036.i, align 4
  %add1037.i = add i32 %1011, 174
  %wptr1038.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1012 = ptrtoint ptr %wptr1038.i to i32
  call void @__asan_load8_noabort(i32 %1012)
  %1013 = load i64, ptr %wptr1038.i, align 8
  %conv1040.i = trunc i64 %1013 to i32
  tail call void %1007(ptr noundef %handle, i32 noundef %add1037.i, i32 noundef %conv1040.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1050.i

cond.false1041.i:                                 ; preds = %land.lhs.true1022.i.cond.false1041.i_crit_edge, %land.lhs.true1017.i.cond.false1041.i_crit_edge, %cond.end1012.i.cond.false1041.i_crit_edge
  %1014 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1045.i = getelementptr i32, ptr %1015, i32 1
  %1016 = ptrtoint ptr %arrayidx1045.i to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load i32, ptr %arrayidx1045.i, align 4
  %add1046.i = add i32 %1017, 174
  %wptr1047.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1018 = ptrtoint ptr %wptr1047.i to i32
  call void @__asan_load8_noabort(i32 %1018)
  %1019 = load i64, ptr %wptr1047.i, align 8
  %conv1049.i = trunc i64 %1019 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1046.i, i32 noundef %conv1049.i, i32 noundef 0) #7
  br label %cond.end1050.i

cond.end1050.i:                                   ; preds = %cond.false1041.i, %cond.true1028.i
  %1020 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load i32, ptr %virt, align 8
  %and1053.i = and i32 %1021, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1053.i)
  %tobool1054.not.i = icmp eq i32 %and1053.i, 0
  br i1 %tobool1054.not.i, label %cond.end1050.i.cond.false1078.i_crit_edge, label %land.lhs.true1055.i

cond.end1050.i.cond.false1078.i_crit_edge:        ; preds = %cond.end1050.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1078.i

land.lhs.true1055.i:                              ; preds = %cond.end1050.i
  %1022 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load ptr, ptr %funcs137.i, align 4
  %tobool1059.not.i = icmp eq ptr %1023, null
  br i1 %tobool1059.not.i, label %land.lhs.true1055.i.cond.false1078.i_crit_edge, label %land.lhs.true1060.i

land.lhs.true1055.i.cond.false1078.i_crit_edge:   ; preds = %land.lhs.true1055.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1078.i

land.lhs.true1060.i:                              ; preds = %land.lhs.true1055.i
  %sriov_wreg1064.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1023, i32 0, i32 12
  %1024 = ptrtoint ptr %sriov_wreg1064.i to i32
  call void @__asan_load4_noabort(i32 %1024)
  %1025 = load ptr, ptr %sriov_wreg1064.i, align 4
  %tobool1065.not.i = icmp eq ptr %1025, null
  br i1 %tobool1065.not.i, label %land.lhs.true1060.i.cond.false1078.i_crit_edge, label %cond.true1066.i

land.lhs.true1060.i.cond.false1078.i_crit_edge:   ; preds = %land.lhs.true1060.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1078.i

cond.true1066.i:                                  ; preds = %land.lhs.true1060.i
  call void @__sanitizer_cov_trace_pc() #9
  %1026 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1026)
  %1027 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1074.i = getelementptr i32, ptr %1027, i32 1
  %1028 = ptrtoint ptr %arrayidx1074.i to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load i32, ptr %arrayidx1074.i, align 4
  %add1075.i = add i32 %1029, 170
  %gpu_addr1076.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1030 = ptrtoint ptr %gpu_addr1076.i to i32
  call void @__asan_load8_noabort(i32 %1030)
  %1031 = load i64, ptr %gpu_addr1076.i, align 8
  %conv1077.i = trunc i64 %1031 to i32
  tail call void %1025(ptr noundef %handle, i32 noundef %add1075.i, i32 noundef %conv1077.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1086.i

cond.false1078.i:                                 ; preds = %land.lhs.true1060.i.cond.false1078.i_crit_edge, %land.lhs.true1055.i.cond.false1078.i_crit_edge, %cond.end1050.i.cond.false1078.i_crit_edge
  %1032 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1032)
  %1033 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1082.i = getelementptr i32, ptr %1033, i32 1
  %1034 = ptrtoint ptr %arrayidx1082.i to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load i32, ptr %arrayidx1082.i, align 4
  %add1083.i = add i32 %1035, 170
  %gpu_addr1084.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1036 = ptrtoint ptr %gpu_addr1084.i to i32
  call void @__asan_load8_noabort(i32 %1036)
  %1037 = load i64, ptr %gpu_addr1084.i, align 8
  %conv1085.i = trunc i64 %1037 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1083.i, i32 noundef %conv1085.i, i32 noundef 0) #7
  br label %cond.end1086.i

cond.end1086.i:                                   ; preds = %cond.false1078.i, %cond.true1066.i
  %1038 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load i32, ptr %virt, align 8
  %and1089.i = and i32 %1039, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1089.i)
  %tobool1090.not.i = icmp eq i32 %and1089.i, 0
  br i1 %tobool1090.not.i, label %cond.end1086.i.cond.false1116.i_crit_edge, label %land.lhs.true1091.i

cond.end1086.i.cond.false1116.i_crit_edge:        ; preds = %cond.end1086.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1116.i

land.lhs.true1091.i:                              ; preds = %cond.end1086.i
  %1040 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load ptr, ptr %funcs137.i, align 4
  %tobool1095.not.i = icmp eq ptr %1041, null
  br i1 %tobool1095.not.i, label %land.lhs.true1091.i.cond.false1116.i_crit_edge, label %land.lhs.true1096.i

land.lhs.true1091.i.cond.false1116.i_crit_edge:   ; preds = %land.lhs.true1091.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1116.i

land.lhs.true1096.i:                              ; preds = %land.lhs.true1091.i
  %sriov_wreg1100.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1041, i32 0, i32 12
  %1042 = ptrtoint ptr %sriov_wreg1100.i to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %sriov_wreg1100.i, align 4
  %tobool1101.not.i = icmp eq ptr %1043, null
  br i1 %tobool1101.not.i, label %land.lhs.true1096.i.cond.false1116.i_crit_edge, label %cond.true1102.i

land.lhs.true1096.i.cond.false1116.i_crit_edge:   ; preds = %land.lhs.true1096.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1116.i

cond.true1102.i:                                  ; preds = %land.lhs.true1096.i
  call void @__sanitizer_cov_trace_pc() #9
  %1044 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1110.i = getelementptr i32, ptr %1045, i32 1
  %1046 = ptrtoint ptr %arrayidx1110.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load i32, ptr %arrayidx1110.i, align 4
  %add1111.i = add i32 %1047, 171
  %gpu_addr1112.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1048 = ptrtoint ptr %gpu_addr1112.i to i32
  call void @__asan_load8_noabort(i32 %1048)
  %1049 = load i64, ptr %gpu_addr1112.i, align 8
  %shr1113.i = lshr i64 %1049, 32
  %conv1115.i = trunc i64 %shr1113.i to i32
  tail call void %1043(ptr noundef %handle, i32 noundef %add1111.i, i32 noundef %conv1115.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1126.i

cond.false1116.i:                                 ; preds = %land.lhs.true1096.i.cond.false1116.i_crit_edge, %land.lhs.true1091.i.cond.false1116.i_crit_edge, %cond.end1086.i.cond.false1116.i_crit_edge
  %1050 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1120.i = getelementptr i32, ptr %1051, i32 1
  %1052 = ptrtoint ptr %arrayidx1120.i to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load i32, ptr %arrayidx1120.i, align 4
  %add1121.i = add i32 %1053, 171
  %gpu_addr1122.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1054 = ptrtoint ptr %gpu_addr1122.i to i32
  call void @__asan_load8_noabort(i32 %1054)
  %1055 = load i64, ptr %gpu_addr1122.i, align 8
  %shr1123.i = lshr i64 %1055, 32
  %conv1125.i = trunc i64 %shr1123.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1121.i, i32 noundef %conv1125.i, i32 noundef 0) #7
  br label %cond.end1126.i

cond.end1126.i:                                   ; preds = %cond.false1116.i, %cond.true1102.i
  %1056 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load i32, ptr %virt, align 8
  %and1129.i = and i32 %1057, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1129.i)
  %tobool1130.not.i = icmp eq i32 %and1129.i, 0
  br i1 %tobool1130.not.i, label %cond.end1126.i.cond.false1153.i_crit_edge, label %land.lhs.true1131.i

cond.end1126.i.cond.false1153.i_crit_edge:        ; preds = %cond.end1126.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1153.i

land.lhs.true1131.i:                              ; preds = %cond.end1126.i
  %1058 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %funcs137.i, align 4
  %tobool1135.not.i = icmp eq ptr %1059, null
  br i1 %tobool1135.not.i, label %land.lhs.true1131.i.cond.false1153.i_crit_edge, label %land.lhs.true1136.i

land.lhs.true1131.i.cond.false1153.i_crit_edge:   ; preds = %land.lhs.true1131.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1153.i

land.lhs.true1136.i:                              ; preds = %land.lhs.true1131.i
  %sriov_wreg1140.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1059, i32 0, i32 12
  %1060 = ptrtoint ptr %sriov_wreg1140.i to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load ptr, ptr %sriov_wreg1140.i, align 4
  %tobool1141.not.i = icmp eq ptr %1061, null
  br i1 %tobool1141.not.i, label %land.lhs.true1136.i.cond.false1153.i_crit_edge, label %cond.true1142.i

land.lhs.true1136.i.cond.false1153.i_crit_edge:   ; preds = %land.lhs.true1136.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1153.i

cond.true1142.i:                                  ; preds = %land.lhs.true1136.i
  call void @__sanitizer_cov_trace_pc() #9
  %1062 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1150.i = getelementptr i32, ptr %1063, i32 1
  %1064 = ptrtoint ptr %arrayidx1150.i to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load i32, ptr %arrayidx1150.i, align 4
  %add1151.i = add i32 %1065, 172
  %ring_size1152.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 9
  %1066 = ptrtoint ptr %ring_size1152.i to i32
  call void @__asan_load4_noabort(i32 %1066)
  %1067 = load i32, ptr %ring_size1152.i, align 8
  %div1905.i = lshr i32 %1067, 2
  tail call void %1061(ptr noundef %handle, i32 noundef %add1151.i, i32 noundef %div1905.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1161.i

cond.false1153.i:                                 ; preds = %land.lhs.true1136.i.cond.false1153.i_crit_edge, %land.lhs.true1131.i.cond.false1153.i_crit_edge, %cond.end1126.i.cond.false1153.i_crit_edge
  %1068 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1157.i = getelementptr i32, ptr %1069, i32 1
  %1070 = ptrtoint ptr %arrayidx1157.i to i32
  call void @__asan_load4_noabort(i32 %1070)
  %1071 = load i32, ptr %arrayidx1157.i, align 4
  %add1158.i = add i32 %1071, 172
  %ring_size1159.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 9
  %1072 = ptrtoint ptr %ring_size1159.i to i32
  call void @__asan_load4_noabort(i32 %1072)
  %1073 = load i32, ptr %ring_size1159.i, align 8
  %div11601902.i = lshr i32 %1073, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1158.i, i32 noundef %div11601902.i, i32 noundef 0) #7
  br label %cond.end1161.i

cond.end1161.i:                                   ; preds = %cond.false1153.i, %cond.true1142.i
  %1074 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1074)
  %1075 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  %1076 = and i8 %1075, -2
  store volatile i8 %1076, ptr %encode_generalpurpose_queue_mode.i, align 1
  %encode_lowlatency_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %725, i32 0, i32 4, i32 2
  %1077 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1077)
  %1078 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  %1079 = or i8 %1078, 1
  store volatile i8 %1079, ptr %encode_lowlatency_queue_mode.i, align 1
  %1080 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load i32, ptr %virt, align 8
  %and1178.i = and i32 %1081, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1178.i)
  %tobool1179.not.i = icmp eq i32 %and1178.i, 0
  br i1 %tobool1179.not.i, label %cond.end1161.i.cond.false1204.i_crit_edge, label %land.lhs.true1180.i

cond.end1161.i.cond.false1204.i_crit_edge:        ; preds = %cond.end1161.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1204.i

land.lhs.true1180.i:                              ; preds = %cond.end1161.i
  %1082 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1082)
  %1083 = load ptr, ptr %funcs137.i, align 4
  %tobool1184.not.i = icmp eq ptr %1083, null
  br i1 %tobool1184.not.i, label %land.lhs.true1180.i.cond.false1204.i_crit_edge, label %land.lhs.true1185.i

land.lhs.true1180.i.cond.false1204.i_crit_edge:   ; preds = %land.lhs.true1180.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1204.i

land.lhs.true1185.i:                              ; preds = %land.lhs.true1180.i
  %sriov_wreg1189.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1083, i32 0, i32 12
  %1084 = ptrtoint ptr %sriov_wreg1189.i to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load ptr, ptr %sriov_wreg1189.i, align 4
  %tobool1190.not.i = icmp eq ptr %1085, null
  br i1 %tobool1190.not.i, label %land.lhs.true1185.i.cond.false1204.i_crit_edge, label %cond.true1191.i

land.lhs.true1185.i.cond.false1204.i_crit_edge:   ; preds = %land.lhs.true1185.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1204.i

cond.true1191.i:                                  ; preds = %land.lhs.true1185.i
  call void @__sanitizer_cov_trace_pc() #9
  %1086 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1199.i = getelementptr i32, ptr %1087, i32 1
  %1088 = ptrtoint ptr %arrayidx1199.i to i32
  call void @__asan_load4_noabort(i32 %1088)
  %1089 = load i32, ptr %arrayidx1199.i, align 4
  %add1200.i = add i32 %1089, 178
  %wptr1201.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 7
  %1090 = ptrtoint ptr %wptr1201.i to i32
  call void @__asan_load8_noabort(i32 %1090)
  %1091 = load i64, ptr %wptr1201.i, align 8
  %conv1203.i = trunc i64 %1091 to i32
  tail call void %1085(ptr noundef %handle, i32 noundef %add1200.i, i32 noundef %conv1203.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1213.i

cond.false1204.i:                                 ; preds = %land.lhs.true1185.i.cond.false1204.i_crit_edge, %land.lhs.true1180.i.cond.false1204.i_crit_edge, %cond.end1161.i.cond.false1204.i_crit_edge
  %1092 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1208.i = getelementptr i32, ptr %1093, i32 1
  %1094 = ptrtoint ptr %arrayidx1208.i to i32
  call void @__asan_load4_noabort(i32 %1094)
  %1095 = load i32, ptr %arrayidx1208.i, align 4
  %add1209.i = add i32 %1095, 178
  %wptr1210.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 7
  %1096 = ptrtoint ptr %wptr1210.i to i32
  call void @__asan_load8_noabort(i32 %1096)
  %1097 = load i64, ptr %wptr1210.i, align 8
  %conv1212.i = trunc i64 %1097 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1209.i, i32 noundef %conv1212.i, i32 noundef 0) #7
  br label %cond.end1213.i

cond.end1213.i:                                   ; preds = %cond.false1204.i, %cond.true1191.i
  %1098 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1098)
  %1099 = load i32, ptr %virt, align 8
  %and1216.i = and i32 %1099, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1216.i)
  %tobool1217.not.i = icmp eq i32 %and1216.i, 0
  br i1 %tobool1217.not.i, label %cond.end1213.i.cond.false1242.i_crit_edge, label %land.lhs.true1218.i

cond.end1213.i.cond.false1242.i_crit_edge:        ; preds = %cond.end1213.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1242.i

land.lhs.true1218.i:                              ; preds = %cond.end1213.i
  %1100 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1100)
  %1101 = load ptr, ptr %funcs137.i, align 4
  %tobool1222.not.i = icmp eq ptr %1101, null
  br i1 %tobool1222.not.i, label %land.lhs.true1218.i.cond.false1242.i_crit_edge, label %land.lhs.true1223.i

land.lhs.true1218.i.cond.false1242.i_crit_edge:   ; preds = %land.lhs.true1218.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1242.i

land.lhs.true1223.i:                              ; preds = %land.lhs.true1218.i
  %sriov_wreg1227.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1101, i32 0, i32 12
  %1102 = ptrtoint ptr %sriov_wreg1227.i to i32
  call void @__asan_load4_noabort(i32 %1102)
  %1103 = load ptr, ptr %sriov_wreg1227.i, align 4
  %tobool1228.not.i = icmp eq ptr %1103, null
  br i1 %tobool1228.not.i, label %land.lhs.true1223.i.cond.false1242.i_crit_edge, label %cond.true1229.i

land.lhs.true1223.i.cond.false1242.i_crit_edge:   ; preds = %land.lhs.true1223.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1242.i

cond.true1229.i:                                  ; preds = %land.lhs.true1223.i
  call void @__sanitizer_cov_trace_pc() #9
  %1104 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1104)
  %1105 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1237.i = getelementptr i32, ptr %1105, i32 1
  %1106 = ptrtoint ptr %arrayidx1237.i to i32
  call void @__asan_load4_noabort(i32 %1106)
  %1107 = load i32, ptr %arrayidx1237.i, align 4
  %add1238.i = add i32 %1107, 179
  %wptr1239.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 7
  %1108 = ptrtoint ptr %wptr1239.i to i32
  call void @__asan_load8_noabort(i32 %1108)
  %1109 = load i64, ptr %wptr1239.i, align 8
  %conv1241.i = trunc i64 %1109 to i32
  tail call void %1103(ptr noundef %handle, i32 noundef %add1238.i, i32 noundef %conv1241.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1251.i

cond.false1242.i:                                 ; preds = %land.lhs.true1223.i.cond.false1242.i_crit_edge, %land.lhs.true1218.i.cond.false1242.i_crit_edge, %cond.end1213.i.cond.false1242.i_crit_edge
  %1110 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1110)
  %1111 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1246.i = getelementptr i32, ptr %1111, i32 1
  %1112 = ptrtoint ptr %arrayidx1246.i to i32
  call void @__asan_load4_noabort(i32 %1112)
  %1113 = load i32, ptr %arrayidx1246.i, align 4
  %add1247.i = add i32 %1113, 179
  %wptr1248.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 7
  %1114 = ptrtoint ptr %wptr1248.i to i32
  call void @__asan_load8_noabort(i32 %1114)
  %1115 = load i64, ptr %wptr1248.i, align 8
  %conv1250.i = trunc i64 %1115 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1247.i, i32 noundef %conv1250.i, i32 noundef 0) #7
  br label %cond.end1251.i

cond.end1251.i:                                   ; preds = %cond.false1242.i, %cond.true1229.i
  %1116 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load i32, ptr %virt, align 8
  %and1254.i = and i32 %1117, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1254.i)
  %tobool1255.not.i = icmp eq i32 %and1254.i, 0
  br i1 %tobool1255.not.i, label %cond.end1251.i.cond.false1279.i_crit_edge, label %land.lhs.true1256.i

cond.end1251.i.cond.false1279.i_crit_edge:        ; preds = %cond.end1251.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1279.i

land.lhs.true1256.i:                              ; preds = %cond.end1251.i
  %1118 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load ptr, ptr %funcs137.i, align 4
  %tobool1260.not.i = icmp eq ptr %1119, null
  br i1 %tobool1260.not.i, label %land.lhs.true1256.i.cond.false1279.i_crit_edge, label %land.lhs.true1261.i

land.lhs.true1256.i.cond.false1279.i_crit_edge:   ; preds = %land.lhs.true1256.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1279.i

land.lhs.true1261.i:                              ; preds = %land.lhs.true1256.i
  %sriov_wreg1265.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1119, i32 0, i32 12
  %1120 = ptrtoint ptr %sriov_wreg1265.i to i32
  call void @__asan_load4_noabort(i32 %1120)
  %1121 = load ptr, ptr %sriov_wreg1265.i, align 4
  %tobool1266.not.i = icmp eq ptr %1121, null
  br i1 %tobool1266.not.i, label %land.lhs.true1261.i.cond.false1279.i_crit_edge, label %cond.true1267.i

land.lhs.true1261.i.cond.false1279.i_crit_edge:   ; preds = %land.lhs.true1261.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1279.i

cond.true1267.i:                                  ; preds = %land.lhs.true1261.i
  call void @__sanitizer_cov_trace_pc() #9
  %1122 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1275.i = getelementptr i32, ptr %1123, i32 1
  %1124 = ptrtoint ptr %arrayidx1275.i to i32
  call void @__asan_load4_noabort(i32 %1124)
  %1125 = load i32, ptr %arrayidx1275.i, align 4
  %add1276.i = add i32 %1125, 175
  %gpu_addr1277.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 12
  %1126 = ptrtoint ptr %gpu_addr1277.i to i32
  call void @__asan_load8_noabort(i32 %1126)
  %1127 = load i64, ptr %gpu_addr1277.i, align 8
  %conv1278.i = trunc i64 %1127 to i32
  tail call void %1121(ptr noundef %handle, i32 noundef %add1276.i, i32 noundef %conv1278.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1287.i

cond.false1279.i:                                 ; preds = %land.lhs.true1261.i.cond.false1279.i_crit_edge, %land.lhs.true1256.i.cond.false1279.i_crit_edge, %cond.end1251.i.cond.false1279.i_crit_edge
  %1128 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1283.i = getelementptr i32, ptr %1129, i32 1
  %1130 = ptrtoint ptr %arrayidx1283.i to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load i32, ptr %arrayidx1283.i, align 4
  %add1284.i = add i32 %1131, 175
  %gpu_addr1285.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 12
  %1132 = ptrtoint ptr %gpu_addr1285.i to i32
  call void @__asan_load8_noabort(i32 %1132)
  %1133 = load i64, ptr %gpu_addr1285.i, align 8
  %conv1286.i = trunc i64 %1133 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1284.i, i32 noundef %conv1286.i, i32 noundef 0) #7
  br label %cond.end1287.i

cond.end1287.i:                                   ; preds = %cond.false1279.i, %cond.true1267.i
  %1134 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load i32, ptr %virt, align 8
  %and1290.i = and i32 %1135, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1290.i)
  %tobool1291.not.i = icmp eq i32 %and1290.i, 0
  br i1 %tobool1291.not.i, label %cond.end1287.i.cond.false1317.i_crit_edge, label %land.lhs.true1292.i

cond.end1287.i.cond.false1317.i_crit_edge:        ; preds = %cond.end1287.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1317.i

land.lhs.true1292.i:                              ; preds = %cond.end1287.i
  %1136 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load ptr, ptr %funcs137.i, align 4
  %tobool1296.not.i = icmp eq ptr %1137, null
  br i1 %tobool1296.not.i, label %land.lhs.true1292.i.cond.false1317.i_crit_edge, label %land.lhs.true1297.i

land.lhs.true1292.i.cond.false1317.i_crit_edge:   ; preds = %land.lhs.true1292.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1317.i

land.lhs.true1297.i:                              ; preds = %land.lhs.true1292.i
  %sriov_wreg1301.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1137, i32 0, i32 12
  %1138 = ptrtoint ptr %sriov_wreg1301.i to i32
  call void @__asan_load4_noabort(i32 %1138)
  %1139 = load ptr, ptr %sriov_wreg1301.i, align 4
  %tobool1302.not.i = icmp eq ptr %1139, null
  br i1 %tobool1302.not.i, label %land.lhs.true1297.i.cond.false1317.i_crit_edge, label %cond.true1303.i

land.lhs.true1297.i.cond.false1317.i_crit_edge:   ; preds = %land.lhs.true1297.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1317.i

cond.true1303.i:                                  ; preds = %land.lhs.true1297.i
  call void @__sanitizer_cov_trace_pc() #9
  %1140 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1311.i = getelementptr i32, ptr %1141, i32 1
  %1142 = ptrtoint ptr %arrayidx1311.i to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load i32, ptr %arrayidx1311.i, align 4
  %add1312.i = add i32 %1143, 176
  %gpu_addr1313.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 12
  %1144 = ptrtoint ptr %gpu_addr1313.i to i32
  call void @__asan_load8_noabort(i32 %1144)
  %1145 = load i64, ptr %gpu_addr1313.i, align 8
  %shr1314.i = lshr i64 %1145, 32
  %conv1316.i = trunc i64 %shr1314.i to i32
  tail call void %1139(ptr noundef %handle, i32 noundef %add1312.i, i32 noundef %conv1316.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1327.i

cond.false1317.i:                                 ; preds = %land.lhs.true1297.i.cond.false1317.i_crit_edge, %land.lhs.true1292.i.cond.false1317.i_crit_edge, %cond.end1287.i.cond.false1317.i_crit_edge
  %1146 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1321.i = getelementptr i32, ptr %1147, i32 1
  %1148 = ptrtoint ptr %arrayidx1321.i to i32
  call void @__asan_load4_noabort(i32 %1148)
  %1149 = load i32, ptr %arrayidx1321.i, align 4
  %add1322.i = add i32 %1149, 176
  %gpu_addr1323.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 12
  %1150 = ptrtoint ptr %gpu_addr1323.i to i32
  call void @__asan_load8_noabort(i32 %1150)
  %1151 = load i64, ptr %gpu_addr1323.i, align 8
  %shr1324.i = lshr i64 %1151, 32
  %conv1326.i = trunc i64 %shr1324.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1322.i, i32 noundef %conv1326.i, i32 noundef 0) #7
  br label %cond.end1327.i

cond.end1327.i:                                   ; preds = %cond.false1317.i, %cond.true1303.i
  %1152 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load i32, ptr %virt, align 8
  %and1330.i = and i32 %1153, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1330.i)
  %tobool1331.not.i = icmp eq i32 %and1330.i, 0
  br i1 %tobool1331.not.i, label %cond.end1327.i.cond.false1355.i_crit_edge, label %land.lhs.true1332.i

cond.end1327.i.cond.false1355.i_crit_edge:        ; preds = %cond.end1327.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1355.i

land.lhs.true1332.i:                              ; preds = %cond.end1327.i
  %1154 = ptrtoint ptr %funcs137.i to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load ptr, ptr %funcs137.i, align 4
  %tobool1336.not.i = icmp eq ptr %1155, null
  br i1 %tobool1336.not.i, label %land.lhs.true1332.i.cond.false1355.i_crit_edge, label %land.lhs.true1337.i

land.lhs.true1332.i.cond.false1355.i_crit_edge:   ; preds = %land.lhs.true1332.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1355.i

land.lhs.true1337.i:                              ; preds = %land.lhs.true1332.i
  %sriov_wreg1341.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1155, i32 0, i32 12
  %1156 = ptrtoint ptr %sriov_wreg1341.i to i32
  call void @__asan_load4_noabort(i32 %1156)
  %1157 = load ptr, ptr %sriov_wreg1341.i, align 4
  %tobool1342.not.i = icmp eq ptr %1157, null
  br i1 %tobool1342.not.i, label %land.lhs.true1337.i.cond.false1355.i_crit_edge, label %cond.true1343.i

land.lhs.true1337.i.cond.false1355.i_crit_edge:   ; preds = %land.lhs.true1337.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1355.i

cond.true1343.i:                                  ; preds = %land.lhs.true1337.i
  call void @__sanitizer_cov_trace_pc() #9
  %1158 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1351.i = getelementptr i32, ptr %1159, i32 1
  %1160 = ptrtoint ptr %arrayidx1351.i to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load i32, ptr %arrayidx1351.i, align 4
  %add1352.i = add i32 %1161, 177
  %ring_size1353.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 9
  %1162 = ptrtoint ptr %ring_size1353.i to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load i32, ptr %ring_size1353.i, align 8
  %div13541904.i = lshr i32 %1163, 2
  tail call void %1157(ptr noundef %handle, i32 noundef %add1352.i, i32 noundef %div13541904.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1363.i

cond.false1355.i:                                 ; preds = %land.lhs.true1337.i.cond.false1355.i_crit_edge, %land.lhs.true1332.i.cond.false1355.i_crit_edge, %cond.end1327.i.cond.false1355.i_crit_edge
  %1164 = ptrtoint ptr %arrayidx470.i to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %arrayidx470.i, align 4
  %arrayidx1359.i = getelementptr i32, ptr %1165, i32 1
  %1166 = ptrtoint ptr %arrayidx1359.i to i32
  call void @__asan_load4_noabort(i32 %1166)
  %1167 = load i32, ptr %arrayidx1359.i, align 4
  %add1360.i = add i32 %1167, 177
  %ring_size1361.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.21940.i, i32 5, i32 1, i32 9
  %1168 = ptrtoint ptr %ring_size1361.i to i32
  call void @__asan_load4_noabort(i32 %1168)
  %1169 = load i32, ptr %ring_size1361.i, align 8
  %div13621903.i = lshr i32 %1169, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1360.i, i32 noundef %div13621903.i, i32 noundef 0) #7
  br label %cond.end1363.i

cond.end1363.i:                                   ; preds = %cond.false1355.i, %cond.true1343.i
  %1170 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1170)
  %1171 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  %1172 = and i8 %1171, -2
  store volatile i8 %1172, ptr %encode_lowlatency_queue_mode.i, align 1
  br label %for.inc1372.i

cleanup1369.i:                                    ; preds = %if.end575.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.53) #7
  br label %cleanup

for.inc1372.i:                                    ; preds = %cond.end1363.i, %for.body382.i.for.inc1372.i_crit_edge
  %inc1373.i = add nuw nsw i32 %i.21940.i, 1
  %1173 = ptrtoint ptr %num_vcn_inst.i22 to i32
  call void @__asan_load1_noabort(i32 %1173)
  %1174 = load i8, ptr %num_vcn_inst.i22, align 1
  %conv379.i = zext i8 %1174 to i32
  %cmp380.i = icmp ult i32 %inc1373.i, %conv379.i
  br i1 %cmp380.i, label %for.inc1372.i.for.body382.i_crit_edge, label %for.inc1372.i.if.then8_crit_edge

for.inc1372.i.if.then8_crit_edge:                 ; preds = %for.inc1372.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then8

for.inc1372.i.for.body382.i_crit_edge:            ; preds = %for.inc1372.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body382.i

if.then8:                                         ; preds = %for.inc1372.i.if.then8_crit_edge, %vcn_v2_5_mc_resume.exit.i.if.then8_crit_edge, %for.end375.i.if.then8_crit_edge, %if.end81.i.if.then8_crit_edge, %for.end.i42.if.then8_crit_edge, %if.then285.i, %for.end.i.if.then8_crit_edge
  %1175 = ptrtoint ptr %cur_state to i32
  call void @__asan_store4_noabort(i32 %1175)
  store i32 %state, ptr %cur_state, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then8, %cleanup1369.i, %while.end177.i, %while.end76.i, %while.end.i, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %if.then8 ], [ -110, %while.end.i ], [ -110, %while.end76.i ], [ -110, %while.end177.i ], [ -1, %cleanup1369.i ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_5_dec_ring_get_rptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %8 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %me, align 8
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %9
  %10 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx12, align 4
  %arrayidx13 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx13, align 4
  %add = add i32 %13, 736
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %me16 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %14 = ptrtoint ptr %me16 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %me16, align 8
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %15
  %16 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx17, align 4
  %arrayidx18 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %19, 736
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add19, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ]
  %conv = zext i32 %cond to i64
  ret i64 %conv
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_5_dec_ring_get_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %wb2 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %4 = ptrtoint ptr %wb2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wb2, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %6 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %wptr_offs, align 8
  %arrayidx = getelementptr i32, ptr %5, i32 %7
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %arrayidx, align 4
  br label %cleanup

if.else:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %13, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool9.not = icmp eq ptr %15, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %16 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %me, align 8
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %17
  %18 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %21, 737
  %call = tail call i32 %15(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %me19 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %22 = ptrtoint ptr %me19 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %me19, align 8
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %23
  %24 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx20, align 4
  %arrayidx21 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx21, align 4
  %add22 = add i32 %27, 737
  %call23 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add22, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false, %cond.true, %if.then
  %retval.0.in = phi i32 [ %9, %if.then ], [ %call, %cond.true ], [ %call23, %cond.false ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v2_5_dec_ring_set_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %5 to i32
  %wb2 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %6 = ptrtoint ptr %wb2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %wb2, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %8 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %wptr_offs, align 8
  %arrayidx = getelementptr i32, ptr %7, i32 %9
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile i32 %conv, ptr %arrayidx, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %11 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %doorbell_index, align 8
  %13 = load i64, ptr %wptr, align 8
  %conv5 = trunc i64 %13 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %12, i32 noundef %conv5) #7
  br label %if.end

if.else:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %14 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %virt, align 8
  %and6 = and i32 %15, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %tobool7.not = icmp eq i32 %and6, 0
  br i1 %tobool7.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs, align 4
  %tobool8.not = icmp eq ptr %17, null
  br i1 %tobool8.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true9

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true9:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 12
  %18 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_wreg, align 4
  %tobool13.not = icmp eq ptr %19, null
  br i1 %tobool13.not, label %land.lhs.true9.cond.false_crit_edge, label %cond.true

land.lhs.true9.cond.false_crit_edge:              ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %20 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %me, align 8
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %21
  %22 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %25, 737
  %wptr21 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %26 = ptrtoint ptr %wptr21 to i32
  call void @__asan_load8_noabort(i32 %26)
  %27 = load i64, ptr %wptr21, align 8
  %conv23 = trunc i64 %27 to i32
  tail call void %19(ptr noundef %1, i32 noundef %add, i32 noundef %conv23, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true9.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %me26 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %28 = ptrtoint ptr %me26 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %me26, align 8
  %arrayidx27 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %29
  %30 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx27, align 4
  %arrayidx28 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx28, align 4
  %add29 = add i32 %33, 737
  %wptr30 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %34 = ptrtoint ptr %wptr30 to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr30, align 8
  %conv32 = trunc i64 %35 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add29, i32 noundef %conv32, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %cond.false, %cond.true, %if.then
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_ib(ptr noundef, ptr noundef, ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_fence(ptr noundef, i64 noundef, i64 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_vm_flush(ptr noundef, i32 noundef, i64 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vcn_v2_0_dec_ring_test_ring(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_dec_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_nop(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_start(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_end(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_generic_pad_ib(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_begin_use(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_end_use(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_wreg(ptr noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_reg_wait(ptr noundef, i32 noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_emit_reg_write_reg_wait_helper(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_mm_wdoorbell(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_device_wreg(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_5_enc_ring_get_rptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool3.not = icmp eq ptr %7, null
  br i1 %tobool3.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true4

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true4:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool8.not = icmp eq ptr %9, null
  br i1 %tobool8.not, label %land.lhs.true4.cond.false_crit_edge, label %cond.true

land.lhs.true4.cond.false_crit_edge:              ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 173
  %call = tail call i32 %9(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true4.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %14 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx20, align 4
  %arrayidx21 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx21, align 4
  %add22 = add i32 %17, 173
  %call23 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add22, i32 noundef 0) #7
  br label %cleanup

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false51_crit_edge, label %land.lhs.true28

if.else.cond.false51_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true28:                                  ; preds = %if.else
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false51_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false51_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_rreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 13
  %20 = ptrtoint ptr %sriov_rreg37 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_rreg37, align 4
  %tobool38.not = icmp eq ptr %21, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false51_crit_edge, label %cond.true39

land.lhs.true33.cond.false51_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

cond.true39:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx47 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx47, align 4
  %arrayidx48 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx48, align 4
  %add49 = add i32 %25, 178
  %call50 = tail call i32 %21(ptr noundef %1, i32 noundef %add49, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false51:                                     ; preds = %land.lhs.true33.cond.false51_crit_edge, %land.lhs.true28.cond.false51_crit_edge, %if.else.cond.false51_crit_edge
  %arrayidx55 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %26 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx55, align 4
  %arrayidx56 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx56, align 4
  %add57 = add i32 %29, 178
  %call58 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add57, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false51, %cond.true39, %cond.false, %cond.true
  %retval.0.in = phi i32 [ %call, %cond.true ], [ %call23, %cond.false ], [ %call50, %cond.true39 ], [ %call58, %cond.false51 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_5_enc_ring_get_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %use_doorbell, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %cmp, label %if.then, label %if.else29

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wb4 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %6 = ptrtoint ptr %wb4 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %wb4, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %8 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %wptr_offs, align 8
  %arrayidx5 = getelementptr i32, ptr %7, i32 %9
  %10 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load volatile i32, ptr %arrayidx5, align 4
  br label %cleanup

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %12 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %virt, align 8
  %and = and i32 %13, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool6.not = icmp eq i32 %and, 0
  br i1 %tobool6.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %14 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %funcs, align 4
  %tobool7.not = icmp eq ptr %15, null
  br i1 %tobool7.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true8

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true8:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %15, i32 0, i32 13
  %16 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %sriov_rreg, align 4
  %tobool12.not = icmp eq ptr %17, null
  br i1 %tobool12.not, label %land.lhs.true8.cond.false_crit_edge, label %cond.true

land.lhs.true8.cond.false_crit_edge:              ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %18 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %21, 174
  %call = tail call i32 %17(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true8.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx24 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx24, align 4
  %arrayidx25 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx25, align 4
  %add26 = add i32 %25, 174
  %call27 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add26, i32 noundef 0) #7
  br label %cleanup

if.else29:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else38, label %if.then32

if.then32:                                        ; preds = %if.else29
  call void @__sanitizer_cov_trace_pc() #9
  %wb34 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %26 = ptrtoint ptr %wb34 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %wb34, align 4
  %wptr_offs35 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %28 = ptrtoint ptr %wptr_offs35 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %wptr_offs35, align 8
  %arrayidx36 = getelementptr i32, ptr %27, i32 %29
  %30 = ptrtoint ptr %arrayidx36 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load volatile i32, ptr %arrayidx36, align 4
  br label %cleanup

if.else38:                                        ; preds = %if.else29
  %virt39 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %32 = ptrtoint ptr %virt39 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %virt39, align 8
  %and41 = and i32 %33, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and41)
  %tobool42.not = icmp eq i32 %and41, 0
  br i1 %tobool42.not, label %if.else38.cond.false66_crit_edge, label %land.lhs.true43

if.else38.cond.false66_crit_edge:                 ; preds = %if.else38
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

land.lhs.true43:                                  ; preds = %if.else38
  %funcs46 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %34 = ptrtoint ptr %funcs46 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %funcs46, align 4
  %tobool47.not = icmp eq ptr %35, null
  br i1 %tobool47.not, label %land.lhs.true43.cond.false66_crit_edge, label %land.lhs.true48

land.lhs.true43.cond.false66_crit_edge:           ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

land.lhs.true48:                                  ; preds = %land.lhs.true43
  %sriov_rreg52 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %35, i32 0, i32 13
  %36 = ptrtoint ptr %sriov_rreg52 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %sriov_rreg52, align 4
  %tobool53.not = icmp eq ptr %37, null
  br i1 %tobool53.not, label %land.lhs.true48.cond.false66_crit_edge, label %cond.true54

land.lhs.true48.cond.false66_crit_edge:           ; preds = %land.lhs.true48
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

cond.true54:                                      ; preds = %land.lhs.true48
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx62 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %38 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx62, align 4
  %arrayidx63 = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx63, align 4
  %add64 = add i32 %41, 179
  %call65 = tail call i32 %37(ptr noundef %1, i32 noundef %add64, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false66:                                     ; preds = %land.lhs.true48.cond.false66_crit_edge, %land.lhs.true43.cond.false66_crit_edge, %if.else38.cond.false66_crit_edge
  %arrayidx70 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %42 = ptrtoint ptr %arrayidx70 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx70, align 4
  %arrayidx71 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx71, align 4
  %add72 = add i32 %45, 179
  %call73 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add72, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false66, %cond.true54, %if.then32, %cond.false, %cond.true, %if.then3
  %retval.0.in = phi i32 [ %11, %if.then3 ], [ %31, %if.then32 ], [ %call, %cond.true ], [ %call27, %cond.false ], [ %call65, %cond.true54 ], [ %call73, %cond.false66 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v2_5_enc_ring_set_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %use_doorbell, align 4, !range !132
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %cmp, label %if.then, label %if.else37

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %6 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %7 to i32
  %wb4 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %8 = ptrtoint ptr %wb4 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %wb4, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %10 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %wptr_offs, align 8
  %arrayidx5 = getelementptr i32, ptr %9, i32 %11
  %12 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store4_noabort(i32 %12)
  store volatile i32 %conv, ptr %arrayidx5, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %13 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %doorbell_index, align 8
  %15 = load i64, ptr %wptr, align 8
  %conv8 = trunc i64 %15 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %14, i32 noundef %conv8) #7
  br label %if.end94

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and9 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool10.not = icmp eq i32 %and9, 0
  br i1 %tobool10.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs, align 4
  %tobool11.not = icmp eq ptr %19, null
  br i1 %tobool11.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true12

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true12:                                  ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool16.not = icmp eq ptr %21, null
  br i1 %tobool16.not, label %land.lhs.true12.cond.false_crit_edge, label %cond.true

land.lhs.true12.cond.false_crit_edge:             ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx23, align 4
  %arrayidx24 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx24, align 4
  %add = add i32 %25, 174
  %wptr25 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %26 = ptrtoint ptr %wptr25 to i32
  call void @__asan_load8_noabort(i32 %26)
  %27 = load i64, ptr %wptr25, align 8
  %conv27 = trunc i64 %27 to i32
  tail call void %21(ptr noundef %1, i32 noundef %add, i32 noundef %conv27, i32 noundef 0, i32 noundef 16) #7
  br label %if.end94

cond.false:                                       ; preds = %land.lhs.true12.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx31 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %28 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx31, align 4
  %arrayidx32 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx32, align 4
  %add33 = add i32 %31, 174
  %wptr34 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %32 = ptrtoint ptr %wptr34 to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %wptr34, align 8
  %conv36 = trunc i64 %33 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add33, i32 noundef %conv36, i32 noundef 0) #7
  br label %if.end94

if.else37:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else52, label %if.then40

if.then40:                                        ; preds = %if.else37
  call void @__sanitizer_cov_trace_pc() #9
  %wptr41 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %34 = ptrtoint ptr %wptr41 to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr41, align 8
  %conv43 = trunc i64 %35 to i32
  %wb45 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %36 = ptrtoint ptr %wb45 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %wb45, align 4
  %wptr_offs46 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %38 = ptrtoint ptr %wptr_offs46 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %wptr_offs46, align 8
  %arrayidx47 = getelementptr i32, ptr %37, i32 %39
  %40 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_store4_noabort(i32 %40)
  store volatile i32 %conv43, ptr %arrayidx47, align 4
  %doorbell_index48 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %41 = ptrtoint ptr %doorbell_index48 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %doorbell_index48, align 8
  %43 = load i64, ptr %wptr41, align 8
  %conv51 = trunc i64 %43 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %42, i32 noundef %conv51) #7
  br label %if.end94

if.else52:                                        ; preds = %if.else37
  %virt53 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %44 = ptrtoint ptr %virt53 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt53, align 8
  %and55 = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %if.else52.cond.false82_crit_edge, label %land.lhs.true57

if.else52.cond.false82_crit_edge:                 ; preds = %if.else52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

land.lhs.true57:                                  ; preds = %if.else52
  %funcs60 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs60 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs60, align 4
  %tobool61.not = icmp eq ptr %47, null
  br i1 %tobool61.not, label %land.lhs.true57.cond.false82_crit_edge, label %land.lhs.true62

land.lhs.true57.cond.false82_crit_edge:           ; preds = %land.lhs.true57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

land.lhs.true62:                                  ; preds = %land.lhs.true57
  %sriov_wreg66 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 12
  %48 = ptrtoint ptr %sriov_wreg66 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_wreg66, align 4
  %tobool67.not = icmp eq ptr %49, null
  br i1 %tobool67.not, label %land.lhs.true62.cond.false82_crit_edge, label %cond.true68

land.lhs.true62.cond.false82_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

cond.true68:                                      ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx76 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %50 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx76, align 4
  %arrayidx77 = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx77 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx77, align 4
  %add78 = add i32 %53, 179
  %wptr79 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %54 = ptrtoint ptr %wptr79 to i32
  call void @__asan_load8_noabort(i32 %54)
  %55 = load i64, ptr %wptr79, align 8
  %conv81 = trunc i64 %55 to i32
  tail call void %49(ptr noundef %1, i32 noundef %add78, i32 noundef %conv81, i32 noundef 0, i32 noundef 16) #7
  br label %if.end94

cond.false82:                                     ; preds = %land.lhs.true62.cond.false82_crit_edge, %land.lhs.true57.cond.false82_crit_edge, %if.else52.cond.false82_crit_edge
  %arrayidx86 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %56 = ptrtoint ptr %arrayidx86 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx86, align 4
  %arrayidx87 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx87, align 4
  %add88 = add i32 %59, 179
  %wptr89 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %60 = ptrtoint ptr %wptr89 to i32
  call void @__asan_load8_noabort(i32 %60)
  %61 = load i64, ptr %wptr89, align 8
  %conv91 = trunc i64 %61 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add88, i32 noundef %conv91, i32 noundef 0) #7
  br label %if.end94

if.end94:                                         ; preds = %cond.false82, %cond.true68, %if.then40, %cond.false, %cond.true, %if.then3
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_ib(ptr noundef, ptr noundef, ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_fence(ptr noundef, i64 noundef, i64 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_vm_flush(ptr noundef, i32 noundef, i64 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ring(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_insert_nop(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_insert_end(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_wreg(ptr noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_reg_wait(ptr noundef, i32 noundef, i32 noundef, i32 noundef) #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vcn_v2_5_set_interrupt_state(ptr nocapture noundef readnone %adev, ptr nocapture noundef readnone %source, i32 noundef %type, i32 noundef %state) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_process_interrupt(ptr noundef %adev, ptr nocapture noundef readnone %source, ptr nocapture noundef readonly %entry1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %client_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 1
  %0 = ptrtoint ptr %client_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %client_id, align 4
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values)
  switch i32 %1, label %sw.default [
    i32 16, label %entry.sw.epilog_crit_edge
    i32 14, label %sw.bb2
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, i32 noundef %1) #7
  br label %cleanup

sw.epilog:                                        ; preds = %sw.bb2, %entry.sw.epilog_crit_edge
  %ip_instance.0 = phi i32 [ 1, %sw.bb2 ], [ 0, %entry.sw.epilog_crit_edge ]
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.7) #7
  %src_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 2
  %3 = ptrtoint ptr %src_id to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %src_id, align 8
  %5 = zext i32 %4 to i64
  call void @__sanitizer_cov_trace_switch(i64 %5, ptr @__sancov_gen_cov_switch_values.55)
  switch i32 %4, label %sw.default18 [
    i32 124, label %sw.bb4
    i32 119, label %sw.bb5
    i32 120, label %sw.bb11
  ]

sw.bb4:                                           ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %ring_dec = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 4
  %call = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_dec) #7
  br label %cleanup

sw.bb5:                                           ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 5
  %call10 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_enc) #7
  br label %cleanup

sw.bb11:                                          ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 5, i32 1
  %call17 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %arrayidx16) #7
  br label %cleanup

sw.default18:                                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %src_data = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 10
  %6 = ptrtoint ptr %src_data to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %src_data, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.8, i32 noundef %4, i32 noundef %7) #7
  br label %cleanup

cleanup:                                          ; preds = %sw.default18, %sw.bb11, %sw.bb5, %sw.bb4, %sw.default
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_fence_process(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_setup_ucode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_init(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_virt_alloc_mm_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_5_pause_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, ptr nocapture noundef readonly %new_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pause_state = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10
  %0 = ptrtoint ptr %pause_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pause_state, align 8
  %2 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not = icmp eq i32 %1, %3
  br i1 %cmp.not, label %entry.if.end694_crit_edge, label %if.then

entry.if.end694_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end694

if.then:                                          ; preds = %entry
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.11, i32 noundef %1, i32 noundef %3) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool8.not = icmp eq ptr %7, null
  br i1 %tobool8.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true9

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true9:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool13.not = icmp eq ptr %9, null
  br i1 %tobool13.not, label %land.lhs.true9.cond.false_crit_edge, label %cond.true

land.lhs.true9.cond.false_crit_edge:              ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %10 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %13, 20
  %call = tail call i32 %9(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true9.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %14 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx23, align 4
  %arrayidx24 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %17, 20
  %call26 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add25, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call26, %cond.false ]
  %and27 = and i32 %cond, -13
  %18 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %19)
  %cmp29 = icmp eq i32 %19, 1
  br i1 %cmp29, label %if.then30, label %if.else610

if.then30:                                        ; preds = %cond.end
  %arrayidx33 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %20 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx33, align 4
  %arrayidx34 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx34, align 4
  %add35 = add i32 %23, 4
  %call36 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add35, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %24 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %if.then30
  %loop.0 = phi i32 [ %25, %if.then30 ], [ %dec, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call36, %if.then30 ], [ %call47, %if.end.while.cond_crit_edge ]
  %old_.0 = phi i32 [ 0, %if.then30 ], [ %tmp_.0, %if.end.while.cond_crit_edge ]
  %and37 = and i32 %tmp_.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and37)
  %cmp38.not = icmp eq i32 %and37, 1
  br i1 %cmp38.not, label %if.then58.critedge, label %while.body

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp39.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp39.not, label %if.else, label %if.then40

if.then40:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %28 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %28(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then40
  %loop.1 = phi i32 [ %27, %if.then40 ], [ %loop.0, %if.else ]
  %29 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx33, align 4
  %arrayidx45 = getelementptr i32, ptr %30, i32 1
  %31 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx45, align 4
  %add46 = add i32 %32, 4
  %call47 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add46, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool48.not = icmp eq i32 %dec, 0
  br i1 %tobool48.not, label %if.end.if.end687.sink.split_crit_edge, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

if.end.if.end687.sink.split_crit_edge:            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end687.sink.split

if.then58.critedge:                               ; preds = %while.cond
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 15
  %33 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %or = or i32 %and27, 4
  %35 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %virt, align 8
  %and64 = and i32 %36, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and64)
  %tobool65.not = icmp eq i32 %and64, 0
  br i1 %tobool65.not, label %if.then58.critedge.cond.false86_crit_edge, label %land.lhs.true66

if.then58.critedge.cond.false86_crit_edge:        ; preds = %if.then58.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

land.lhs.true66:                                  ; preds = %if.then58.critedge
  %funcs69 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %37 = ptrtoint ptr %funcs69 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %funcs69, align 4
  %tobool70.not = icmp eq ptr %38, null
  br i1 %tobool70.not, label %land.lhs.true66.cond.false86_crit_edge, label %land.lhs.true71

land.lhs.true66.cond.false86_crit_edge:           ; preds = %land.lhs.true66
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

land.lhs.true71:                                  ; preds = %land.lhs.true66
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %38, i32 0, i32 12
  %39 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %sriov_wreg, align 4
  %tobool75.not = icmp eq ptr %40, null
  br i1 %tobool75.not, label %land.lhs.true71.cond.false86_crit_edge, label %cond.true76

land.lhs.true71.cond.false86_crit_edge:           ; preds = %land.lhs.true71
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

cond.true76:                                      ; preds = %land.lhs.true71
  call void @__sanitizer_cov_trace_pc() #9
  %41 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %arrayidx33, align 4
  %arrayidx84 = getelementptr i32, ptr %42, i32 1
  %43 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx84, align 4
  %add85 = add i32 %44, 20
  tail call void %40(ptr noundef %adev, i32 noundef %add85, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end92

cond.false86:                                     ; preds = %land.lhs.true71.cond.false86_crit_edge, %land.lhs.true66.cond.false86_crit_edge, %if.then58.critedge.cond.false86_crit_edge
  %45 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %arrayidx33, align 4
  %arrayidx90 = getelementptr i32, ptr %46, i32 1
  %47 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx90, align 4
  %add91 = add i32 %48, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add91, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end92

cond.end92:                                       ; preds = %cond.false86, %cond.true76
  %49 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %arrayidx33, align 4
  %arrayidx100 = getelementptr i32, ptr %50, i32 1
  %51 = ptrtoint ptr %arrayidx100 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %arrayidx100, align 4
  %add101 = add i32 %52, 20
  %call102 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add101, i32 noundef 0) #7
  %53 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %usec_timeout, align 8
  br label %while.cond105

while.cond105:                                    ; preds = %if.end113.while.cond105_crit_edge, %cond.end92
  %old_95.0 = phi i32 [ 0, %cond.end92 ], [ %old_95.1, %if.end113.while.cond105_crit_edge ]
  %tmp_96.0 = phi i32 [ %call102, %cond.end92 ], [ %call119, %if.end113.while.cond105_crit_edge ]
  %loop103.0 = phi i32 [ %54, %cond.end92 ], [ %dec120, %if.end113.while.cond105_crit_edge ]
  %and106 = and i32 %tmp_96.0, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and106)
  %cmp107.not.not = icmp eq i32 %and106, 0
  br i1 %cmp107.not.not, label %while.body108, label %while.cond105.while.end130_crit_edge

while.cond105.while.end130_crit_edge:             ; preds = %while.cond105
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end130

while.body108:                                    ; preds = %while.cond105
  call void @__sanitizer_cov_trace_cmp4(i32 %old_95.0, i32 %tmp_96.0)
  %cmp109.not = icmp eq i32 %old_95.0, %tmp_96.0
  br i1 %cmp109.not, label %if.else112, label %if.then110

if.then110:                                       ; preds = %while.body108
  call void @__sanitizer_cov_trace_pc() #9
  %55 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %usec_timeout, align 8
  br label %if.end113

if.else112:                                       ; preds = %while.body108
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %57 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %57(i32 noundef 214748) #7
  br label %if.end113

if.end113:                                        ; preds = %if.else112, %if.then110
  %old_95.1 = phi i32 [ %tmp_96.0, %if.then110 ], [ %old_95.0, %if.else112 ]
  %loop103.1 = phi i32 [ %56, %if.then110 ], [ %loop103.0, %if.else112 ]
  %58 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx33, align 4
  %arrayidx117 = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx117 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx117, align 4
  %add118 = add i32 %61, 20
  %call119 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add118, i32 noundef 0) #7
  %dec120 = add i32 %loop103.1, -1
  %tobool121.not = icmp eq i32 %dec120, 0
  br i1 %tobool121.not, label %do.end125, label %if.end113.while.cond105_crit_edge

if.end113.while.cond105_crit_edge:                ; preds = %if.end113
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond105

do.end125:                                        ; preds = %if.end113
  call void @__sanitizer_cov_trace_pc() #9
  %and127 = and i32 %call119, 8
  %call128 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %inst_idx, ptr noundef nonnull @.str.17, i32 noundef 8, i32 noundef %and127) #10
  br label %while.end130

while.end130:                                     ; preds = %do.end125, %while.cond105.while.end130_crit_edge
  %62 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %arrayidx33, align 4
  %arrayidx139 = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx139 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx139, align 4
  %add140 = add i32 %65, 4
  %call141 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add140, i32 noundef 0) #7
  %or143 = or i32 %call141, -2147483648
  %66 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx33, align 4
  %arrayidx147 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx147 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx147, align 4
  %add148 = add i32 %69, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add148, i32 noundef %or143, i32 noundef 0) #7
  %encode_generalpurpose_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %34, i32 0, i32 4, i32 1
  %70 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  %72 = or i8 %71, 1
  store volatile i8 %72, ptr %encode_generalpurpose_queue_mode, align 1
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 7
  %73 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %73)
  store i64 0, ptr %wptr, align 8
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and159 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and159)
  %tobool160.not = icmp eq i32 %and159, 0
  br i1 %tobool160.not, label %while.end130.cond.false183_crit_edge, label %land.lhs.true161

while.end130.cond.false183_crit_edge:             ; preds = %while.end130
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183

land.lhs.true161:                                 ; preds = %while.end130
  %funcs164 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs164 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs164, align 4
  %tobool165.not = icmp eq ptr %77, null
  br i1 %tobool165.not, label %land.lhs.true161.cond.false183_crit_edge, label %land.lhs.true166

land.lhs.true161.cond.false183_crit_edge:         ; preds = %land.lhs.true161
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183

land.lhs.true166:                                 ; preds = %land.lhs.true161
  %sriov_wreg170 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg170 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg170, align 4
  %tobool171.not = icmp eq ptr %79, null
  br i1 %tobool171.not, label %land.lhs.true166.cond.false183_crit_edge, label %cond.true172

land.lhs.true166.cond.false183_crit_edge:         ; preds = %land.lhs.true166
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183

cond.true172:                                     ; preds = %land.lhs.true166
  call void @__sanitizer_cov_trace_pc() #9
  %80 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx33, align 4
  %arrayidx180 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx180 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx180, align 4
  %add181 = add i32 %83, 170
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %84 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %84)
  %85 = load i64, ptr %gpu_addr, align 8
  %conv182 = trunc i64 %85 to i32
  tail call void %79(ptr noundef %adev, i32 noundef %add181, i32 noundef %conv182, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end191

cond.false183:                                    ; preds = %land.lhs.true166.cond.false183_crit_edge, %land.lhs.true161.cond.false183_crit_edge, %while.end130.cond.false183_crit_edge
  %86 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %arrayidx33, align 4
  %arrayidx187 = getelementptr i32, ptr %87, i32 1
  %88 = ptrtoint ptr %arrayidx187 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %arrayidx187, align 4
  %add188 = add i32 %89, 170
  %gpu_addr189 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %90 = ptrtoint ptr %gpu_addr189 to i32
  call void @__asan_load8_noabort(i32 %90)
  %91 = load i64, ptr %gpu_addr189, align 8
  %conv190 = trunc i64 %91 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add188, i32 noundef %conv190, i32 noundef 0) #7
  br label %cond.end191

cond.end191:                                      ; preds = %cond.false183, %cond.true172
  %92 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %virt, align 8
  %and194 = and i32 %93, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and194)
  %tobool195.not = icmp eq i32 %and194, 0
  br i1 %tobool195.not, label %cond.end191.cond.false220_crit_edge, label %land.lhs.true196

cond.end191.cond.false220_crit_edge:              ; preds = %cond.end191
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

land.lhs.true196:                                 ; preds = %cond.end191
  %funcs199 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %94 = ptrtoint ptr %funcs199 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %funcs199, align 4
  %tobool200.not = icmp eq ptr %95, null
  br i1 %tobool200.not, label %land.lhs.true196.cond.false220_crit_edge, label %land.lhs.true201

land.lhs.true196.cond.false220_crit_edge:         ; preds = %land.lhs.true196
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

land.lhs.true201:                                 ; preds = %land.lhs.true196
  %sriov_wreg205 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %95, i32 0, i32 12
  %96 = ptrtoint ptr %sriov_wreg205 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %sriov_wreg205, align 4
  %tobool206.not = icmp eq ptr %97, null
  br i1 %tobool206.not, label %land.lhs.true201.cond.false220_crit_edge, label %cond.true207

land.lhs.true201.cond.false220_crit_edge:         ; preds = %land.lhs.true201
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

cond.true207:                                     ; preds = %land.lhs.true201
  call void @__sanitizer_cov_trace_pc() #9
  %98 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx33, align 4
  %arrayidx215 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx215 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx215, align 4
  %add216 = add i32 %101, 171
  %gpu_addr217 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %102 = ptrtoint ptr %gpu_addr217 to i32
  call void @__asan_load8_noabort(i32 %102)
  %103 = load i64, ptr %gpu_addr217, align 8
  %shr = lshr i64 %103, 32
  %conv219 = trunc i64 %shr to i32
  tail call void %97(ptr noundef %adev, i32 noundef %add216, i32 noundef %conv219, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end230

cond.false220:                                    ; preds = %land.lhs.true201.cond.false220_crit_edge, %land.lhs.true196.cond.false220_crit_edge, %cond.end191.cond.false220_crit_edge
  %104 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %arrayidx33, align 4
  %arrayidx224 = getelementptr i32, ptr %105, i32 1
  %106 = ptrtoint ptr %arrayidx224 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx224, align 4
  %add225 = add i32 %107, 171
  %gpu_addr226 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %108 = ptrtoint ptr %gpu_addr226 to i32
  call void @__asan_load8_noabort(i32 %108)
  %109 = load i64, ptr %gpu_addr226, align 8
  %shr227 = lshr i64 %109, 32
  %conv229 = trunc i64 %shr227 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add225, i32 noundef %conv229, i32 noundef 0) #7
  br label %cond.end230

cond.end230:                                      ; preds = %cond.false220, %cond.true207
  %110 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %virt, align 8
  %and233 = and i32 %111, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and233)
  %tobool234.not = icmp eq i32 %and233, 0
  br i1 %tobool234.not, label %cond.end230.cond.false256_crit_edge, label %land.lhs.true235

cond.end230.cond.false256_crit_edge:              ; preds = %cond.end230
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256

land.lhs.true235:                                 ; preds = %cond.end230
  %funcs238 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %112 = ptrtoint ptr %funcs238 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %funcs238, align 4
  %tobool239.not = icmp eq ptr %113, null
  br i1 %tobool239.not, label %land.lhs.true235.cond.false256_crit_edge, label %land.lhs.true240

land.lhs.true235.cond.false256_crit_edge:         ; preds = %land.lhs.true235
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256

land.lhs.true240:                                 ; preds = %land.lhs.true235
  %sriov_wreg244 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %113, i32 0, i32 12
  %114 = ptrtoint ptr %sriov_wreg244 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %sriov_wreg244, align 4
  %tobool245.not = icmp eq ptr %115, null
  br i1 %tobool245.not, label %land.lhs.true240.cond.false256_crit_edge, label %cond.true246

land.lhs.true240.cond.false256_crit_edge:         ; preds = %land.lhs.true240
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false256

cond.true246:                                     ; preds = %land.lhs.true240
  call void @__sanitizer_cov_trace_pc() #9
  %116 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %arrayidx33, align 4
  %arrayidx254 = getelementptr i32, ptr %117, i32 1
  %118 = ptrtoint ptr %arrayidx254 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx254, align 4
  %add255 = add i32 %119, 172
  %ring_size = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 9
  %120 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %ring_size, align 8
  %div965 = lshr i32 %121, 2
  tail call void %115(ptr noundef %adev, i32 noundef %add255, i32 noundef %div965, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end264

cond.false256:                                    ; preds = %land.lhs.true240.cond.false256_crit_edge, %land.lhs.true235.cond.false256_crit_edge, %cond.end230.cond.false256_crit_edge
  %122 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx33, align 4
  %arrayidx260 = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx260 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx260, align 4
  %add261 = add i32 %125, 172
  %ring_size262 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 9
  %126 = ptrtoint ptr %ring_size262 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %ring_size262, align 8
  %div263962 = lshr i32 %127, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add261, i32 noundef %div263962, i32 noundef 0) #7
  br label %cond.end264

cond.end264:                                      ; preds = %cond.false256, %cond.true246
  %128 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %virt, align 8
  %and267 = and i32 %129, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and267)
  %tobool268.not = icmp eq i32 %and267, 0
  br i1 %tobool268.not, label %cond.end264.cond.false293_crit_edge, label %land.lhs.true269

cond.end264.cond.false293_crit_edge:              ; preds = %cond.end264
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false293

land.lhs.true269:                                 ; preds = %cond.end264
  %funcs272 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %130 = ptrtoint ptr %funcs272 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %funcs272, align 4
  %tobool273.not = icmp eq ptr %131, null
  br i1 %tobool273.not, label %land.lhs.true269.cond.false293_crit_edge, label %land.lhs.true274

land.lhs.true269.cond.false293_crit_edge:         ; preds = %land.lhs.true269
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false293

land.lhs.true274:                                 ; preds = %land.lhs.true269
  %sriov_wreg278 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %131, i32 0, i32 12
  %132 = ptrtoint ptr %sriov_wreg278 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %sriov_wreg278, align 4
  %tobool279.not = icmp eq ptr %133, null
  br i1 %tobool279.not, label %land.lhs.true274.cond.false293_crit_edge, label %cond.true280

land.lhs.true274.cond.false293_crit_edge:         ; preds = %land.lhs.true274
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false293

cond.true280:                                     ; preds = %land.lhs.true274
  call void @__sanitizer_cov_trace_pc() #9
  %134 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %arrayidx33, align 4
  %arrayidx288 = getelementptr i32, ptr %135, i32 1
  %136 = ptrtoint ptr %arrayidx288 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx288, align 4
  %add289 = add i32 %137, 173
  %138 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %138)
  %139 = load i64, ptr %wptr, align 8
  %conv292 = trunc i64 %139 to i32
  tail call void %133(ptr noundef %adev, i32 noundef %add289, i32 noundef %conv292, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end302

cond.false293:                                    ; preds = %land.lhs.true274.cond.false293_crit_edge, %land.lhs.true269.cond.false293_crit_edge, %cond.end264.cond.false293_crit_edge
  %140 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx33, align 4
  %arrayidx297 = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx297 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx297, align 4
  %add298 = add i32 %143, 173
  %144 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %144)
  %145 = load i64, ptr %wptr, align 8
  %conv301 = trunc i64 %145 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add298, i32 noundef %conv301, i32 noundef 0) #7
  br label %cond.end302

cond.end302:                                      ; preds = %cond.false293, %cond.true280
  %146 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %virt, align 8
  %and305 = and i32 %147, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and305)
  %tobool306.not = icmp eq i32 %and305, 0
  br i1 %tobool306.not, label %cond.end302.cond.false331_crit_edge, label %land.lhs.true307

cond.end302.cond.false331_crit_edge:              ; preds = %cond.end302
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

land.lhs.true307:                                 ; preds = %cond.end302
  %funcs310 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %148 = ptrtoint ptr %funcs310 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %funcs310, align 4
  %tobool311.not = icmp eq ptr %149, null
  br i1 %tobool311.not, label %land.lhs.true307.cond.false331_crit_edge, label %land.lhs.true312

land.lhs.true307.cond.false331_crit_edge:         ; preds = %land.lhs.true307
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

land.lhs.true312:                                 ; preds = %land.lhs.true307
  %sriov_wreg316 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %149, i32 0, i32 12
  %150 = ptrtoint ptr %sriov_wreg316 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %sriov_wreg316, align 4
  %tobool317.not = icmp eq ptr %151, null
  br i1 %tobool317.not, label %land.lhs.true312.cond.false331_crit_edge, label %cond.true318

land.lhs.true312.cond.false331_crit_edge:         ; preds = %land.lhs.true312
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

cond.true318:                                     ; preds = %land.lhs.true312
  call void @__sanitizer_cov_trace_pc() #9
  %152 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %arrayidx33, align 4
  %arrayidx326 = getelementptr i32, ptr %153, i32 1
  %154 = ptrtoint ptr %arrayidx326 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %arrayidx326, align 4
  %add327 = add i32 %155, 174
  %156 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %156)
  %157 = load i64, ptr %wptr, align 8
  %conv330 = trunc i64 %157 to i32
  tail call void %151(ptr noundef %adev, i32 noundef %add327, i32 noundef %conv330, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end340

cond.false331:                                    ; preds = %land.lhs.true312.cond.false331_crit_edge, %land.lhs.true307.cond.false331_crit_edge, %cond.end302.cond.false331_crit_edge
  %158 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %arrayidx33, align 4
  %arrayidx335 = getelementptr i32, ptr %159, i32 1
  %160 = ptrtoint ptr %arrayidx335 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %arrayidx335, align 4
  %add336 = add i32 %161, 174
  %162 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %162)
  %163 = load i64, ptr %wptr, align 8
  %conv339 = trunc i64 %163 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add336, i32 noundef %conv339, i32 noundef 0) #7
  br label %cond.end340

cond.end340:                                      ; preds = %cond.false331, %cond.true318
  %164 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %164)
  %165 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  %166 = and i8 %165, -2
  store volatile i8 %166, ptr %encode_generalpurpose_queue_mode, align 1
  %encode_lowlatency_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %34, i32 0, i32 4, i32 2
  %167 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %167)
  %168 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  %169 = or i8 %168, 1
  store volatile i8 %169, ptr %encode_lowlatency_queue_mode, align 1
  %wptr355 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 7
  %170 = ptrtoint ptr %wptr355 to i32
  call void @__asan_store8_noabort(i32 %170)
  store i64 0, ptr %wptr355, align 8
  %171 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %virt, align 8
  %and358 = and i32 %172, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and358)
  %tobool359.not = icmp eq i32 %and358, 0
  br i1 %tobool359.not, label %cond.end340.cond.false383_crit_edge, label %land.lhs.true360

cond.end340.cond.false383_crit_edge:              ; preds = %cond.end340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false383

land.lhs.true360:                                 ; preds = %cond.end340
  %funcs363 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %173 = ptrtoint ptr %funcs363 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %funcs363, align 4
  %tobool364.not = icmp eq ptr %174, null
  br i1 %tobool364.not, label %land.lhs.true360.cond.false383_crit_edge, label %land.lhs.true365

land.lhs.true360.cond.false383_crit_edge:         ; preds = %land.lhs.true360
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false383

land.lhs.true365:                                 ; preds = %land.lhs.true360
  %sriov_wreg369 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %174, i32 0, i32 12
  %175 = ptrtoint ptr %sriov_wreg369 to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %sriov_wreg369, align 4
  %tobool370.not = icmp eq ptr %176, null
  br i1 %tobool370.not, label %land.lhs.true365.cond.false383_crit_edge, label %cond.true371

land.lhs.true365.cond.false383_crit_edge:         ; preds = %land.lhs.true365
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false383

cond.true371:                                     ; preds = %land.lhs.true365
  call void @__sanitizer_cov_trace_pc() #9
  %177 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load ptr, ptr %arrayidx33, align 4
  %arrayidx379 = getelementptr i32, ptr %178, i32 1
  %179 = ptrtoint ptr %arrayidx379 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %arrayidx379, align 4
  %add380 = add i32 %180, 175
  %gpu_addr381 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %181 = ptrtoint ptr %gpu_addr381 to i32
  call void @__asan_load8_noabort(i32 %181)
  %182 = load i64, ptr %gpu_addr381, align 8
  %conv382 = trunc i64 %182 to i32
  tail call void %176(ptr noundef %adev, i32 noundef %add380, i32 noundef %conv382, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end391

cond.false383:                                    ; preds = %land.lhs.true365.cond.false383_crit_edge, %land.lhs.true360.cond.false383_crit_edge, %cond.end340.cond.false383_crit_edge
  %183 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %arrayidx33, align 4
  %arrayidx387 = getelementptr i32, ptr %184, i32 1
  %185 = ptrtoint ptr %arrayidx387 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %arrayidx387, align 4
  %add388 = add i32 %186, 175
  %gpu_addr389 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %187 = ptrtoint ptr %gpu_addr389 to i32
  call void @__asan_load8_noabort(i32 %187)
  %188 = load i64, ptr %gpu_addr389, align 8
  %conv390 = trunc i64 %188 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add388, i32 noundef %conv390, i32 noundef 0) #7
  br label %cond.end391

cond.end391:                                      ; preds = %cond.false383, %cond.true371
  %189 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load i32, ptr %virt, align 8
  %and394 = and i32 %190, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and394)
  %tobool395.not = icmp eq i32 %and394, 0
  br i1 %tobool395.not, label %cond.end391.cond.false421_crit_edge, label %land.lhs.true396

cond.end391.cond.false421_crit_edge:              ; preds = %cond.end391
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false421

land.lhs.true396:                                 ; preds = %cond.end391
  %funcs399 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %191 = ptrtoint ptr %funcs399 to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %funcs399, align 4
  %tobool400.not = icmp eq ptr %192, null
  br i1 %tobool400.not, label %land.lhs.true396.cond.false421_crit_edge, label %land.lhs.true401

land.lhs.true396.cond.false421_crit_edge:         ; preds = %land.lhs.true396
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false421

land.lhs.true401:                                 ; preds = %land.lhs.true396
  %sriov_wreg405 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %192, i32 0, i32 12
  %193 = ptrtoint ptr %sriov_wreg405 to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %sriov_wreg405, align 4
  %tobool406.not = icmp eq ptr %194, null
  br i1 %tobool406.not, label %land.lhs.true401.cond.false421_crit_edge, label %cond.true407

land.lhs.true401.cond.false421_crit_edge:         ; preds = %land.lhs.true401
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false421

cond.true407:                                     ; preds = %land.lhs.true401
  call void @__sanitizer_cov_trace_pc() #9
  %195 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %arrayidx33, align 4
  %arrayidx415 = getelementptr i32, ptr %196, i32 1
  %197 = ptrtoint ptr %arrayidx415 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %arrayidx415, align 4
  %add416 = add i32 %198, 176
  %gpu_addr417 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %199 = ptrtoint ptr %gpu_addr417 to i32
  call void @__asan_load8_noabort(i32 %199)
  %200 = load i64, ptr %gpu_addr417, align 8
  %shr418 = lshr i64 %200, 32
  %conv420 = trunc i64 %shr418 to i32
  tail call void %194(ptr noundef %adev, i32 noundef %add416, i32 noundef %conv420, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end431

cond.false421:                                    ; preds = %land.lhs.true401.cond.false421_crit_edge, %land.lhs.true396.cond.false421_crit_edge, %cond.end391.cond.false421_crit_edge
  %201 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %arrayidx33, align 4
  %arrayidx425 = getelementptr i32, ptr %202, i32 1
  %203 = ptrtoint ptr %arrayidx425 to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx425, align 4
  %add426 = add i32 %204, 176
  %gpu_addr427 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %205 = ptrtoint ptr %gpu_addr427 to i32
  call void @__asan_load8_noabort(i32 %205)
  %206 = load i64, ptr %gpu_addr427, align 8
  %shr428 = lshr i64 %206, 32
  %conv430 = trunc i64 %shr428 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add426, i32 noundef %conv430, i32 noundef 0) #7
  br label %cond.end431

cond.end431:                                      ; preds = %cond.false421, %cond.true407
  %207 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %virt, align 8
  %and434 = and i32 %208, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and434)
  %tobool435.not = icmp eq i32 %and434, 0
  br i1 %tobool435.not, label %cond.end431.cond.false459_crit_edge, label %land.lhs.true436

cond.end431.cond.false459_crit_edge:              ; preds = %cond.end431
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459

land.lhs.true436:                                 ; preds = %cond.end431
  %funcs439 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %209 = ptrtoint ptr %funcs439 to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %funcs439, align 4
  %tobool440.not = icmp eq ptr %210, null
  br i1 %tobool440.not, label %land.lhs.true436.cond.false459_crit_edge, label %land.lhs.true441

land.lhs.true436.cond.false459_crit_edge:         ; preds = %land.lhs.true436
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459

land.lhs.true441:                                 ; preds = %land.lhs.true436
  %sriov_wreg445 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %210, i32 0, i32 12
  %211 = ptrtoint ptr %sriov_wreg445 to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load ptr, ptr %sriov_wreg445, align 4
  %tobool446.not = icmp eq ptr %212, null
  br i1 %tobool446.not, label %land.lhs.true441.cond.false459_crit_edge, label %cond.true447

land.lhs.true441.cond.false459_crit_edge:         ; preds = %land.lhs.true441
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459

cond.true447:                                     ; preds = %land.lhs.true441
  call void @__sanitizer_cov_trace_pc() #9
  %213 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %arrayidx33, align 4
  %arrayidx455 = getelementptr i32, ptr %214, i32 1
  %215 = ptrtoint ptr %arrayidx455 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %arrayidx455, align 4
  %add456 = add i32 %216, 177
  %ring_size457 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 9
  %217 = ptrtoint ptr %ring_size457 to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %ring_size457, align 8
  %div458964 = lshr i32 %218, 2
  tail call void %212(ptr noundef %adev, i32 noundef %add456, i32 noundef %div458964, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end467

cond.false459:                                    ; preds = %land.lhs.true441.cond.false459_crit_edge, %land.lhs.true436.cond.false459_crit_edge, %cond.end431.cond.false459_crit_edge
  %219 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx33, align 4
  %arrayidx463 = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx463 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx463, align 4
  %add464 = add i32 %222, 177
  %ring_size465 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 9
  %223 = ptrtoint ptr %ring_size465 to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load i32, ptr %ring_size465, align 8
  %div466963 = lshr i32 %224, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add464, i32 noundef %div466963, i32 noundef 0) #7
  br label %cond.end467

cond.end467:                                      ; preds = %cond.false459, %cond.true447
  %225 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %virt, align 8
  %and470 = and i32 %226, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and470)
  %tobool471.not = icmp eq i32 %and470, 0
  br i1 %tobool471.not, label %cond.end467.cond.false496_crit_edge, label %land.lhs.true472

cond.end467.cond.false496_crit_edge:              ; preds = %cond.end467
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496

land.lhs.true472:                                 ; preds = %cond.end467
  %funcs475 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %227 = ptrtoint ptr %funcs475 to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %funcs475, align 4
  %tobool476.not = icmp eq ptr %228, null
  br i1 %tobool476.not, label %land.lhs.true472.cond.false496_crit_edge, label %land.lhs.true477

land.lhs.true472.cond.false496_crit_edge:         ; preds = %land.lhs.true472
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496

land.lhs.true477:                                 ; preds = %land.lhs.true472
  %sriov_wreg481 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %228, i32 0, i32 12
  %229 = ptrtoint ptr %sriov_wreg481 to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %sriov_wreg481, align 4
  %tobool482.not = icmp eq ptr %230, null
  br i1 %tobool482.not, label %land.lhs.true477.cond.false496_crit_edge, label %cond.true483

land.lhs.true477.cond.false496_crit_edge:         ; preds = %land.lhs.true477
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496

cond.true483:                                     ; preds = %land.lhs.true477
  call void @__sanitizer_cov_trace_pc() #9
  %231 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %arrayidx33, align 4
  %arrayidx491 = getelementptr i32, ptr %232, i32 1
  %233 = ptrtoint ptr %arrayidx491 to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %arrayidx491, align 4
  %add492 = add i32 %234, 178
  %235 = ptrtoint ptr %wptr355 to i32
  call void @__asan_load8_noabort(i32 %235)
  %236 = load i64, ptr %wptr355, align 8
  %conv495 = trunc i64 %236 to i32
  tail call void %230(ptr noundef %adev, i32 noundef %add492, i32 noundef %conv495, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end505

cond.false496:                                    ; preds = %land.lhs.true477.cond.false496_crit_edge, %land.lhs.true472.cond.false496_crit_edge, %cond.end467.cond.false496_crit_edge
  %237 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx33, align 4
  %arrayidx500 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx500 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx500, align 4
  %add501 = add i32 %240, 178
  %241 = ptrtoint ptr %wptr355 to i32
  call void @__asan_load8_noabort(i32 %241)
  %242 = load i64, ptr %wptr355, align 8
  %conv504 = trunc i64 %242 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add501, i32 noundef %conv504, i32 noundef 0) #7
  br label %cond.end505

cond.end505:                                      ; preds = %cond.false496, %cond.true483
  %243 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %virt, align 8
  %and508 = and i32 %244, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and508)
  %tobool509.not = icmp eq i32 %and508, 0
  br i1 %tobool509.not, label %cond.end505.cond.false534_crit_edge, label %land.lhs.true510

cond.end505.cond.false534_crit_edge:              ; preds = %cond.end505
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false534

land.lhs.true510:                                 ; preds = %cond.end505
  %funcs513 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %245 = ptrtoint ptr %funcs513 to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %funcs513, align 4
  %tobool514.not = icmp eq ptr %246, null
  br i1 %tobool514.not, label %land.lhs.true510.cond.false534_crit_edge, label %land.lhs.true515

land.lhs.true510.cond.false534_crit_edge:         ; preds = %land.lhs.true510
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false534

land.lhs.true515:                                 ; preds = %land.lhs.true510
  %sriov_wreg519 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %246, i32 0, i32 12
  %247 = ptrtoint ptr %sriov_wreg519 to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %sriov_wreg519, align 4
  %tobool520.not = icmp eq ptr %248, null
  br i1 %tobool520.not, label %land.lhs.true515.cond.false534_crit_edge, label %cond.true521

land.lhs.true515.cond.false534_crit_edge:         ; preds = %land.lhs.true515
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false534

cond.true521:                                     ; preds = %land.lhs.true515
  call void @__sanitizer_cov_trace_pc() #9
  %249 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %arrayidx33, align 4
  %arrayidx529 = getelementptr i32, ptr %250, i32 1
  %251 = ptrtoint ptr %arrayidx529 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %arrayidx529, align 4
  %add530 = add i32 %252, 179
  %253 = ptrtoint ptr %wptr355 to i32
  call void @__asan_load8_noabort(i32 %253)
  %254 = load i64, ptr %wptr355, align 8
  %conv533 = trunc i64 %254 to i32
  tail call void %248(ptr noundef %adev, i32 noundef %add530, i32 noundef %conv533, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end543

cond.false534:                                    ; preds = %land.lhs.true515.cond.false534_crit_edge, %land.lhs.true510.cond.false534_crit_edge, %cond.end505.cond.false534_crit_edge
  %255 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %arrayidx33, align 4
  %arrayidx538 = getelementptr i32, ptr %256, i32 1
  %257 = ptrtoint ptr %arrayidx538 to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %arrayidx538, align 4
  %add539 = add i32 %258, 179
  %259 = ptrtoint ptr %wptr355 to i32
  call void @__asan_load8_noabort(i32 %259)
  %260 = load i64, ptr %wptr355, align 8
  %conv542 = trunc i64 %260 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add539, i32 noundef %conv542, i32 noundef 0) #7
  br label %cond.end543

cond.end543:                                      ; preds = %cond.false534, %cond.true521
  %261 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %261)
  %262 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  %263 = and i8 %262, -2
  store volatile i8 %263, ptr %encode_lowlatency_queue_mode, align 1
  %264 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %arrayidx33, align 4
  %arrayidx554 = getelementptr i32, ptr %265, i32 1
  %266 = ptrtoint ptr %arrayidx554 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %arrayidx554, align 4
  %add555 = add i32 %267, 4
  %call556 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add555, i32 noundef 0) #7
  %and557 = and i32 %call556, 2147483647
  %268 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %arrayidx33, align 4
  %arrayidx562 = getelementptr i32, ptr %269, i32 1
  %270 = ptrtoint ptr %arrayidx562 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %arrayidx562, align 4
  %add563 = add i32 %271, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add563, i32 noundef %and557, i32 noundef 0) #7
  %272 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %arrayidx33, align 4
  %arrayidx573 = getelementptr i32, ptr %273, i32 1
  %274 = ptrtoint ptr %arrayidx573 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %arrayidx573, align 4
  %add574 = add i32 %275, 4
  %call575 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add574, i32 noundef 0) #7
  %276 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %usec_timeout, align 8
  br label %while.cond578

while.cond578:                                    ; preds = %if.end588.while.cond578_crit_edge, %cond.end543
  %old_568.0 = phi i32 [ 0, %cond.end543 ], [ %old_568.1, %if.end588.while.cond578_crit_edge ]
  %tmp_569.0 = phi i32 [ %call575, %cond.end543 ], [ %call594, %if.end588.while.cond578_crit_edge ]
  %loop576.0 = phi i32 [ %277, %cond.end543 ], [ %dec595, %if.end588.while.cond578_crit_edge ]
  %and579 = and i32 %tmp_569.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and579)
  %cmp580.not = icmp eq i32 %and579, 2
  br i1 %cmp580.not, label %while.cond578.if.end687_crit_edge, label %while.body582

while.cond578.if.end687_crit_edge:                ; preds = %while.cond578
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end687

while.body582:                                    ; preds = %while.cond578
  call void @__sanitizer_cov_trace_cmp4(i32 %old_568.0, i32 %tmp_569.0)
  %cmp583.not = icmp eq i32 %old_568.0, %tmp_569.0
  br i1 %cmp583.not, label %if.else587, label %if.then585

if.then585:                                       ; preds = %while.body582
  call void @__sanitizer_cov_trace_pc() #9
  %278 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %usec_timeout, align 8
  br label %if.end588

if.else587:                                       ; preds = %while.body582
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %280 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %280(i32 noundef 214748) #7
  br label %if.end588

if.end588:                                        ; preds = %if.else587, %if.then585
  %old_568.1 = phi i32 [ %tmp_569.0, %if.then585 ], [ %old_568.0, %if.else587 ]
  %loop576.1 = phi i32 [ %279, %if.then585 ], [ %loop576.0, %if.else587 ]
  %281 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %arrayidx33, align 4
  %arrayidx592 = getelementptr i32, ptr %282, i32 1
  %283 = ptrtoint ptr %arrayidx592 to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load i32, ptr %arrayidx592, align 4
  %add593 = add i32 %284, 4
  %call594 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add593, i32 noundef 0) #7
  %dec595 = add i32 %loop576.1, -1
  %tobool596.not = icmp eq i32 %dec595, 0
  br i1 %tobool596.not, label %if.end588.if.end687.sink.split_crit_edge, label %if.end588.while.cond578_crit_edge

if.end588.while.cond578_crit_edge:                ; preds = %if.end588
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond578

if.end588.if.end687.sink.split_crit_edge:         ; preds = %if.end588
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end687.sink.split

if.else610:                                       ; preds = %cond.end
  %285 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %virt, align 8
  %and614 = and i32 %286, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and614)
  %tobool615.not = icmp eq i32 %and614, 0
  br i1 %tobool615.not, label %if.else610.cond.false637_crit_edge, label %land.lhs.true616

if.else610.cond.false637_crit_edge:               ; preds = %if.else610
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false637

land.lhs.true616:                                 ; preds = %if.else610
  %funcs619 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %287 = ptrtoint ptr %funcs619 to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %funcs619, align 4
  %tobool620.not = icmp eq ptr %288, null
  br i1 %tobool620.not, label %land.lhs.true616.cond.false637_crit_edge, label %land.lhs.true621

land.lhs.true616.cond.false637_crit_edge:         ; preds = %land.lhs.true616
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false637

land.lhs.true621:                                 ; preds = %land.lhs.true616
  %sriov_wreg625 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %288, i32 0, i32 12
  %289 = ptrtoint ptr %sriov_wreg625 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load ptr, ptr %sriov_wreg625, align 4
  %tobool626.not = icmp eq ptr %290, null
  br i1 %tobool626.not, label %land.lhs.true621.cond.false637_crit_edge, label %cond.true627

land.lhs.true621.cond.false637_crit_edge:         ; preds = %land.lhs.true621
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false637

cond.true627:                                     ; preds = %land.lhs.true621
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx634 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %291 = ptrtoint ptr %arrayidx634 to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %arrayidx634, align 4
  %arrayidx635 = getelementptr i32, ptr %292, i32 1
  %293 = ptrtoint ptr %arrayidx635 to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %arrayidx635, align 4
  %add636 = add i32 %294, 20
  tail call void %290(ptr noundef %adev, i32 noundef %add636, i32 noundef %and27, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end643

cond.false637:                                    ; preds = %land.lhs.true621.cond.false637_crit_edge, %land.lhs.true616.cond.false637_crit_edge, %if.else610.cond.false637_crit_edge
  %arrayidx640 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %295 = ptrtoint ptr %arrayidx640 to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %arrayidx640, align 4
  %arrayidx641 = getelementptr i32, ptr %296, i32 1
  %297 = ptrtoint ptr %arrayidx641 to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %arrayidx641, align 4
  %add642 = add i32 %298, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add642, i32 noundef %and27, i32 noundef 0) #7
  br label %cond.end643

cond.end643:                                      ; preds = %cond.false637, %cond.true627
  %arrayidx650 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %299 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load ptr, ptr %arrayidx650, align 4
  %arrayidx651 = getelementptr i32, ptr %300, i32 1
  %301 = ptrtoint ptr %arrayidx651 to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load i32, ptr %arrayidx651, align 4
  %add652 = add i32 %302, 4
  %call653 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add652, i32 noundef 0) #7
  %usec_timeout655 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %303 = ptrtoint ptr %usec_timeout655 to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %usec_timeout655, align 8
  br label %while.cond656

while.cond656:                                    ; preds = %if.end666.while.cond656_crit_edge, %cond.end643
  %old_646.0 = phi i32 [ 0, %cond.end643 ], [ %old_646.1, %if.end666.while.cond656_crit_edge ]
  %tmp_647.0 = phi i32 [ %call653, %cond.end643 ], [ %call672, %if.end666.while.cond656_crit_edge ]
  %loop654.0 = phi i32 [ %304, %cond.end643 ], [ %dec673, %if.end666.while.cond656_crit_edge ]
  %and657 = and i32 %tmp_647.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and657)
  %cmp658.not = icmp eq i32 %and657, 1
  br i1 %cmp658.not, label %while.cond656.if.end687_crit_edge, label %while.body660

while.cond656.if.end687_crit_edge:                ; preds = %while.cond656
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end687

while.body660:                                    ; preds = %while.cond656
  call void @__sanitizer_cov_trace_cmp4(i32 %old_646.0, i32 %tmp_647.0)
  %cmp661.not = icmp eq i32 %old_646.0, %tmp_647.0
  br i1 %cmp661.not, label %if.else665, label %if.then663

if.then663:                                       ; preds = %while.body660
  call void @__sanitizer_cov_trace_pc() #9
  %305 = ptrtoint ptr %usec_timeout655 to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load i32, ptr %usec_timeout655, align 8
  br label %if.end666

if.else665:                                       ; preds = %while.body660
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %307 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %307(i32 noundef 214748) #7
  br label %if.end666

if.end666:                                        ; preds = %if.else665, %if.then663
  %old_646.1 = phi i32 [ %tmp_647.0, %if.then663 ], [ %old_646.0, %if.else665 ]
  %loop654.1 = phi i32 [ %306, %if.then663 ], [ %loop654.0, %if.else665 ]
  %308 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %arrayidx650, align 4
  %arrayidx670 = getelementptr i32, ptr %309, i32 1
  %310 = ptrtoint ptr %arrayidx670 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %arrayidx670, align 4
  %add671 = add i32 %311, 4
  %call672 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add671, i32 noundef 0) #7
  %dec673 = add i32 %loop654.1, -1
  %tobool674.not = icmp eq i32 %dec673, 0
  br i1 %tobool674.not, label %if.end666.if.end687.sink.split_crit_edge, label %if.end666.while.cond656_crit_edge

if.end666.while.cond656_crit_edge:                ; preds = %if.end666
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond656

if.end666.if.end687.sink.split_crit_edge:         ; preds = %if.end666
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end687.sink.split

if.end687.sink.split:                             ; preds = %if.end666.if.end687.sink.split_crit_edge, %if.end588.if.end687.sink.split_crit_edge, %if.end.if.end687.sink.split_crit_edge
  %call672.lcssa.sink = phi i32 [ %call594, %if.end588.if.end687.sink.split_crit_edge ], [ %call47, %if.end.if.end687.sink.split_crit_edge ], [ %call672, %if.end666.if.end687.sink.split_crit_edge ]
  %.sink = phi i32 [ 2, %if.end588.if.end687.sink.split_crit_edge ], [ 1, %if.end.if.end687.sink.split_crit_edge ], [ 1, %if.end666.if.end687.sink.split_crit_edge ]
  %and680 = and i32 %call672.lcssa.sink, 3
  %call681 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %inst_idx, ptr noundef nonnull @.str.14, i32 noundef %.sink, i32 noundef %and680) #10
  br label %if.end687

if.end687:                                        ; preds = %if.end687.sink.split, %while.cond656.if.end687_crit_edge, %while.cond578.if.end687_crit_edge
  %312 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %new_state, align 4
  %314 = ptrtoint ptr %pause_state to i32
  call void @__asan_store4_noabort(i32 %314)
  store i32 %313, ptr %pause_state, align 8
  br label %if.end694

if.end694:                                        ; preds = %if.end687, %entry.if.end694_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_dev_enter(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dev_exit(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_virt_free_mm_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_test_helper(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #6

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_5_enable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp284.not = icmp eq i8 %1, 0
  br i1 %cmp284.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0285 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.0285
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and3 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end.cond.false_crit_edge, label %land.lhs.true

if.end.cond.false_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.end
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 138
  %call = tail call i32 %9(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.end.cond.false_crit_edge
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %17, 138
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add21, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call22, %cond.false ]
  %18 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %cg_flags, align 8
  %and23 = lshr i32 %19, 24
  %20 = and i32 %and23, 1
  %21 = or i32 %cond, %20
  %or29 = or i32 %21, 260
  %22 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %virt, align 8
  %and32 = and i32 %23, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32)
  %tobool33.not = icmp eq i32 %and32, 0
  br i1 %tobool33.not, label %cond.end.cond.false54_crit_edge, label %land.lhs.true34

cond.end.cond.false54_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true34:                                  ; preds = %cond.end
  %24 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %funcs, align 4
  %tobool38.not = icmp eq ptr %25, null
  br i1 %tobool38.not, label %land.lhs.true34.cond.false54_crit_edge, label %land.lhs.true39

land.lhs.true34.cond.false54_crit_edge:           ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true39:                                  ; preds = %land.lhs.true34
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %25, i32 0, i32 12
  %26 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %sriov_wreg, align 4
  %tobool43.not = icmp eq ptr %27, null
  br i1 %tobool43.not, label %land.lhs.true39.cond.false54_crit_edge, label %cond.true44

land.lhs.true39.cond.false54_crit_edge:           ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

cond.true44:                                      ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx51 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %28 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx51, align 4
  %arrayidx52 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %31, 138
  tail call void %27(ptr noundef %adev, i32 noundef %add53, i32 noundef %or29, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end60

cond.false54:                                     ; preds = %land.lhs.true39.cond.false54_crit_edge, %land.lhs.true34.cond.false54_crit_edge, %cond.end.cond.false54_crit_edge
  %arrayidx57 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %32 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx57, align 4
  %arrayidx58 = getelementptr i32, ptr %33, i32 1
  %34 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx58, align 4
  %add59 = add i32 %35, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add59, i32 noundef %or29, i32 noundef 0) #7
  br label %cond.end60

cond.end60:                                       ; preds = %cond.false54, %cond.true44
  %36 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %virt, align 8
  %and63 = and i32 %37, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and63)
  %tobool64.not = icmp eq i32 %and63, 0
  br i1 %tobool64.not, label %cond.end60.cond.false87_crit_edge, label %land.lhs.true65

cond.end60.cond.false87_crit_edge:                ; preds = %cond.end60
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true65:                                  ; preds = %cond.end60
  %38 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %funcs, align 4
  %tobool69.not = icmp eq ptr %39, null
  br i1 %tobool69.not, label %land.lhs.true65.cond.false87_crit_edge, label %land.lhs.true70

land.lhs.true65.cond.false87_crit_edge:           ; preds = %land.lhs.true65
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true70:                                  ; preds = %land.lhs.true65
  %sriov_rreg74 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %39, i32 0, i32 13
  %40 = ptrtoint ptr %sriov_rreg74 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %sriov_rreg74, align 4
  %tobool75.not = icmp eq ptr %41, null
  br i1 %tobool75.not, label %land.lhs.true70.cond.false87_crit_edge, label %cond.true76

land.lhs.true70.cond.false87_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

cond.true76:                                      ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx83 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %42 = ptrtoint ptr %arrayidx83 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx83, align 4
  %arrayidx84 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx84, align 4
  %add85 = add i32 %45, 138
  %call86 = tail call i32 %41(ptr noundef %adev, i32 noundef %add85, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end94

cond.false87:                                     ; preds = %land.lhs.true70.cond.false87_crit_edge, %land.lhs.true65.cond.false87_crit_edge, %cond.end60.cond.false87_crit_edge
  %arrayidx90 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %46 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %arrayidx90, align 4
  %arrayidx91 = getelementptr i32, ptr %47, i32 1
  %48 = ptrtoint ptr %arrayidx91 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx91, align 4
  %add92 = add i32 %49, 138
  %call93 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add92, i32 noundef 0) #7
  br label %cond.end94

cond.end94:                                       ; preds = %cond.false87, %cond.true76
  %cond95 = phi i32 [ %call86, %cond.true76 ], [ %call93, %cond.false87 ]
  %or96 = or i32 %cond95, 1073739776
  %50 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %virt, align 8
  %and99 = and i32 %51, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and99)
  %tobool100.not = icmp eq i32 %and99, 0
  br i1 %tobool100.not, label %cond.end94.cond.false122_crit_edge, label %land.lhs.true101

cond.end94.cond.false122_crit_edge:               ; preds = %cond.end94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true101:                                 ; preds = %cond.end94
  %52 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %funcs, align 4
  %tobool105.not = icmp eq ptr %53, null
  br i1 %tobool105.not, label %land.lhs.true101.cond.false122_crit_edge, label %land.lhs.true106

land.lhs.true101.cond.false122_crit_edge:         ; preds = %land.lhs.true101
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true106:                                 ; preds = %land.lhs.true101
  %sriov_wreg110 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %53, i32 0, i32 12
  %54 = ptrtoint ptr %sriov_wreg110 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %sriov_wreg110, align 4
  %tobool111.not = icmp eq ptr %55, null
  br i1 %tobool111.not, label %land.lhs.true106.cond.false122_crit_edge, label %cond.true112

land.lhs.true106.cond.false122_crit_edge:         ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

cond.true112:                                     ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx119 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %56 = ptrtoint ptr %arrayidx119 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx119, align 4
  %arrayidx120 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %59, 138
  tail call void %55(ptr noundef %adev, i32 noundef %add121, i32 noundef %or96, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end128

cond.false122:                                    ; preds = %land.lhs.true106.cond.false122_crit_edge, %land.lhs.true101.cond.false122_crit_edge, %cond.end94.cond.false122_crit_edge
  %arrayidx125 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %60 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx125, align 4
  %arrayidx126 = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx126 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx126, align 4
  %add127 = add i32 %63, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add127, i32 noundef %or96, i32 noundef 0) #7
  br label %cond.end128

cond.end128:                                      ; preds = %cond.false122, %cond.true112
  %64 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %virt, align 8
  %and131 = and i32 %65, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and131)
  %tobool132.not = icmp eq i32 %and131, 0
  br i1 %tobool132.not, label %cond.end128.cond.false155_crit_edge, label %land.lhs.true133

cond.end128.cond.false155_crit_edge:              ; preds = %cond.end128
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true133:                                 ; preds = %cond.end128
  %66 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %funcs, align 4
  %tobool137.not = icmp eq ptr %67, null
  br i1 %tobool137.not, label %land.lhs.true133.cond.false155_crit_edge, label %land.lhs.true138

land.lhs.true133.cond.false155_crit_edge:         ; preds = %land.lhs.true133
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true138:                                 ; preds = %land.lhs.true133
  %sriov_rreg142 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %67, i32 0, i32 13
  %68 = ptrtoint ptr %sriov_rreg142 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %sriov_rreg142, align 4
  %tobool143.not = icmp eq ptr %69, null
  br i1 %tobool143.not, label %land.lhs.true138.cond.false155_crit_edge, label %cond.true144

land.lhs.true138.cond.false155_crit_edge:         ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

cond.true144:                                     ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx151 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %70 = ptrtoint ptr %arrayidx151 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx151, align 4
  %arrayidx152 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx152 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx152, align 4
  %add153 = add i32 %73, 142
  %call154 = tail call i32 %69(ptr noundef %adev, i32 noundef %add153, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end162

cond.false155:                                    ; preds = %land.lhs.true138.cond.false155_crit_edge, %land.lhs.true133.cond.false155_crit_edge, %cond.end128.cond.false155_crit_edge
  %arrayidx158 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %74 = ptrtoint ptr %arrayidx158 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %arrayidx158, align 4
  %arrayidx159 = getelementptr i32, ptr %75, i32 1
  %76 = ptrtoint ptr %arrayidx159 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx159, align 4
  %add160 = add i32 %77, 142
  %call161 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add160, i32 noundef 0) #7
  br label %cond.end162

cond.end162:                                      ; preds = %cond.false155, %cond.true144
  %cond163 = phi i32 [ %call154, %cond.true144 ], [ %call161, %cond.false155 ]
  %or164 = or i32 %cond163, 1023
  %78 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %virt, align 8
  %and167 = and i32 %79, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and167)
  %tobool168.not = icmp eq i32 %and167, 0
  br i1 %tobool168.not, label %cond.end162.cond.false190_crit_edge, label %land.lhs.true169

cond.end162.cond.false190_crit_edge:              ; preds = %cond.end162
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true169:                                 ; preds = %cond.end162
  %80 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %funcs, align 4
  %tobool173.not = icmp eq ptr %81, null
  br i1 %tobool173.not, label %land.lhs.true169.cond.false190_crit_edge, label %land.lhs.true174

land.lhs.true169.cond.false190_crit_edge:         ; preds = %land.lhs.true169
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true174:                                 ; preds = %land.lhs.true169
  %sriov_wreg178 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %81, i32 0, i32 12
  %82 = ptrtoint ptr %sriov_wreg178 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %sriov_wreg178, align 4
  %tobool179.not = icmp eq ptr %83, null
  br i1 %tobool179.not, label %land.lhs.true174.cond.false190_crit_edge, label %cond.true180

land.lhs.true174.cond.false190_crit_edge:         ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

cond.true180:                                     ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx187 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %84 = ptrtoint ptr %arrayidx187 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx187, align 4
  %arrayidx188 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx188 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx188, align 4
  %add189 = add i32 %87, 142
  tail call void %83(ptr noundef %adev, i32 noundef %add189, i32 noundef %or164, i32 noundef 0, i32 noundef 16) #7
  br label %for.inc

cond.false190:                                    ; preds = %land.lhs.true174.cond.false190_crit_edge, %land.lhs.true169.cond.false190_crit_edge, %cond.end162.cond.false190_crit_edge
  %arrayidx193 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0285
  %88 = ptrtoint ptr %arrayidx193 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx193, align 4
  %arrayidx194 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx194 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx194, align 4
  %add195 = add i32 %91, 142
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add195, i32 noundef %or164, i32 noundef 0) #7
  br label %for.inc

for.inc:                                          ; preds = %cond.false190, %cond.true180, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0285, 1
  %92 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %93 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_5_disable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp517.not = icmp eq i8 %1, 0
  br i1 %cmp517.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0518 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.0518
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and3 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end.cond.false_crit_edge, label %land.lhs.true

if.end.cond.false_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.end
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 138
  %call = tail call i32 %9(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.end.cond.false_crit_edge
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %17, 138
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add21, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call22, %cond.false ]
  %18 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %cg_flags, align 8
  %and26 = and i32 %cond, -262
  %and23 = lshr i32 %19, 24
  %and23.lobit = and i32 %and23, 1
  %data.0 = or i32 %and26, %and23.lobit
  %or29 = or i32 %data.0, 260
  %20 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %virt, align 8
  %and32 = and i32 %21, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32)
  %tobool33.not = icmp eq i32 %and32, 0
  br i1 %tobool33.not, label %cond.end.cond.false54_crit_edge, label %land.lhs.true34

cond.end.cond.false54_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true34:                                  ; preds = %cond.end
  %22 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %funcs, align 4
  %tobool38.not = icmp eq ptr %23, null
  br i1 %tobool38.not, label %land.lhs.true34.cond.false54_crit_edge, label %land.lhs.true39

land.lhs.true34.cond.false54_crit_edge:           ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true39:                                  ; preds = %land.lhs.true34
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %23, i32 0, i32 12
  %24 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %sriov_wreg, align 4
  %tobool43.not = icmp eq ptr %25, null
  br i1 %tobool43.not, label %land.lhs.true39.cond.false54_crit_edge, label %cond.true44

land.lhs.true39.cond.false54_crit_edge:           ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

cond.true44:                                      ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx51 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %26 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx51, align 4
  %arrayidx52 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %29, 138
  tail call void %25(ptr noundef %adev, i32 noundef %add53, i32 noundef %or29, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end60

cond.false54:                                     ; preds = %land.lhs.true39.cond.false54_crit_edge, %land.lhs.true34.cond.false54_crit_edge, %cond.end.cond.false54_crit_edge
  %arrayidx57 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %30 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx57, align 4
  %arrayidx58 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx58, align 4
  %add59 = add i32 %33, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add59, i32 noundef %or29, i32 noundef 0) #7
  br label %cond.end60

cond.end60:                                       ; preds = %cond.false54, %cond.true44
  %34 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %virt, align 8
  %and63 = and i32 %35, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and63)
  %tobool64.not = icmp eq i32 %and63, 0
  br i1 %tobool64.not, label %cond.end60.cond.false87_crit_edge, label %land.lhs.true65

cond.end60.cond.false87_crit_edge:                ; preds = %cond.end60
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true65:                                  ; preds = %cond.end60
  %36 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %funcs, align 4
  %tobool69.not = icmp eq ptr %37, null
  br i1 %tobool69.not, label %land.lhs.true65.cond.false87_crit_edge, label %land.lhs.true70

land.lhs.true65.cond.false87_crit_edge:           ; preds = %land.lhs.true65
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true70:                                  ; preds = %land.lhs.true65
  %sriov_rreg74 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %37, i32 0, i32 13
  %38 = ptrtoint ptr %sriov_rreg74 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %sriov_rreg74, align 4
  %tobool75.not = icmp eq ptr %39, null
  br i1 %tobool75.not, label %land.lhs.true70.cond.false87_crit_edge, label %cond.true76

land.lhs.true70.cond.false87_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

cond.true76:                                      ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx83 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %40 = ptrtoint ptr %arrayidx83 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx83, align 4
  %arrayidx84 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx84, align 4
  %add85 = add i32 %43, 136
  %call86 = tail call i32 %39(ptr noundef %adev, i32 noundef %add85, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end94

cond.false87:                                     ; preds = %land.lhs.true70.cond.false87_crit_edge, %land.lhs.true65.cond.false87_crit_edge, %cond.end60.cond.false87_crit_edge
  %arrayidx90 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %44 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %arrayidx90, align 4
  %arrayidx91 = getelementptr i32, ptr %45, i32 1
  %46 = ptrtoint ptr %arrayidx91 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx91, align 4
  %add92 = add i32 %47, 136
  %call93 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add92, i32 noundef 0) #7
  br label %cond.end94

cond.end94:                                       ; preds = %cond.false87, %cond.true76
  %cond95 = phi i32 [ %call86, %cond.true76 ], [ %call93, %cond.false87 ]
  %and96 = and i32 %cond95, -1572864
  %48 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %virt, align 8
  %and99 = and i32 %49, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and99)
  %tobool100.not = icmp eq i32 %and99, 0
  br i1 %tobool100.not, label %cond.end94.cond.false122_crit_edge, label %land.lhs.true101

cond.end94.cond.false122_crit_edge:               ; preds = %cond.end94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true101:                                 ; preds = %cond.end94
  %50 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %funcs, align 4
  %tobool105.not = icmp eq ptr %51, null
  br i1 %tobool105.not, label %land.lhs.true101.cond.false122_crit_edge, label %land.lhs.true106

land.lhs.true101.cond.false122_crit_edge:         ; preds = %land.lhs.true101
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true106:                                 ; preds = %land.lhs.true101
  %sriov_wreg110 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %51, i32 0, i32 12
  %52 = ptrtoint ptr %sriov_wreg110 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %sriov_wreg110, align 4
  %tobool111.not = icmp eq ptr %53, null
  br i1 %tobool111.not, label %land.lhs.true106.cond.false122_crit_edge, label %cond.true112

land.lhs.true106.cond.false122_crit_edge:         ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

cond.true112:                                     ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx119 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %54 = ptrtoint ptr %arrayidx119 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx119, align 4
  %arrayidx120 = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %57, 136
  tail call void %53(ptr noundef %adev, i32 noundef %add121, i32 noundef %and96, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end128

cond.false122:                                    ; preds = %land.lhs.true106.cond.false122_crit_edge, %land.lhs.true101.cond.false122_crit_edge, %cond.end94.cond.false122_crit_edge
  %arrayidx125 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %58 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx125, align 4
  %arrayidx126 = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx126 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx126, align 4
  %add127 = add i32 %61, 136
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add127, i32 noundef %and96, i32 noundef 0) #7
  br label %cond.end128

cond.end128:                                      ; preds = %cond.false122, %cond.true112
  %arrayidx131 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %i.0518
  %62 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %arrayidx131, align 4
  %arrayidx132 = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx132 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx132, align 4
  %add133 = add i32 %65, 136
  %call134 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add133, i32 noundef 0) #7
  %66 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end143.while.cond_crit_edge, %cond.end128
  %old_.0 = phi i32 [ 0, %cond.end128 ], [ %old_.1, %if.end143.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call134, %cond.end128 ], [ %call149, %if.end143.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %67, %cond.end128 ], [ %dec, %if.end143.while.cond_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %tmp_.0)
  %cmp136.not = icmp eq i32 %tmp_.0, 0
  br i1 %cmp136.not, label %while.cond.while.end_crit_edge, label %while.body

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp138.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp138.not, label %if.else142, label %if.then140

if.then140:                                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %68 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %usec_timeout, align 8
  br label %if.end143

if.else142:                                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %70 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %70(i32 noundef 214748) #7
  br label %if.end143

if.end143:                                        ; preds = %if.else142, %if.then140
  %old_.1 = phi i32 [ %tmp_.0, %if.then140 ], [ %old_.0, %if.else142 ]
  %loop.1 = phi i32 [ %69, %if.then140 ], [ %loop.0, %if.else142 ]
  %71 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %arrayidx131, align 4
  %arrayidx147 = getelementptr i32, ptr %72, i32 1
  %73 = ptrtoint ptr %arrayidx147 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %arrayidx147, align 4
  %add148 = add i32 %74, 136
  %call149 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add148, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool150.not = icmp eq i32 %dec, 0
  br i1 %tobool150.not, label %do.end, label %if.end143.while.cond_crit_edge

if.end143.while.cond_crit_edge:                   ; preds = %if.end143
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end143
  call void @__sanitizer_cov_trace_pc() #9
  %call154 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef %i.0518, ptr noundef nonnull @.str.33, i32 noundef 0, i32 noundef %call149) #10
  br label %while.end

while.end:                                        ; preds = %do.end, %while.cond.while.end_crit_edge
  %75 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %virt, align 8
  %and161 = and i32 %76, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and161)
  %tobool162.not = icmp eq i32 %and161, 0
  br i1 %tobool162.not, label %while.end.cond.false185_crit_edge, label %land.lhs.true163

while.end.cond.false185_crit_edge:                ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false185

land.lhs.true163:                                 ; preds = %while.end
  %77 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %funcs, align 4
  %tobool167.not = icmp eq ptr %78, null
  br i1 %tobool167.not, label %land.lhs.true163.cond.false185_crit_edge, label %land.lhs.true168

land.lhs.true163.cond.false185_crit_edge:         ; preds = %land.lhs.true163
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false185

land.lhs.true168:                                 ; preds = %land.lhs.true163
  %sriov_rreg172 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %78, i32 0, i32 13
  %79 = ptrtoint ptr %sriov_rreg172 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %sriov_rreg172, align 4
  %tobool173.not = icmp eq ptr %80, null
  br i1 %tobool173.not, label %land.lhs.true168.cond.false185_crit_edge, label %cond.true174

land.lhs.true168.cond.false185_crit_edge:         ; preds = %land.lhs.true168
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false185

cond.true174:                                     ; preds = %land.lhs.true168
  call void @__sanitizer_cov_trace_pc() #9
  %81 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %arrayidx131, align 4
  %arrayidx182 = getelementptr i32, ptr %82, i32 1
  %83 = ptrtoint ptr %arrayidx182 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %arrayidx182, align 4
  %add183 = add i32 %84, 138
  %call184 = tail call i32 %80(ptr noundef %adev, i32 noundef %add183, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end192

cond.false185:                                    ; preds = %land.lhs.true168.cond.false185_crit_edge, %land.lhs.true163.cond.false185_crit_edge, %while.end.cond.false185_crit_edge
  %85 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %arrayidx131, align 4
  %arrayidx189 = getelementptr i32, ptr %86, i32 1
  %87 = ptrtoint ptr %arrayidx189 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx189, align 4
  %add190 = add i32 %88, 138
  %call191 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add190, i32 noundef 0) #7
  br label %cond.end192

cond.end192:                                      ; preds = %cond.false185, %cond.true174
  %cond193 = phi i32 [ %call184, %cond.true174 ], [ %call191, %cond.false185 ]
  %and194 = and i32 %cond193, 1073743871
  %89 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %virt, align 8
  %and197 = and i32 %90, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and197)
  %tobool198.not = icmp eq i32 %and197, 0
  br i1 %tobool198.not, label %cond.end192.cond.false220_crit_edge, label %land.lhs.true199

cond.end192.cond.false220_crit_edge:              ; preds = %cond.end192
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

land.lhs.true199:                                 ; preds = %cond.end192
  %91 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %funcs, align 4
  %tobool203.not = icmp eq ptr %92, null
  br i1 %tobool203.not, label %land.lhs.true199.cond.false220_crit_edge, label %land.lhs.true204

land.lhs.true199.cond.false220_crit_edge:         ; preds = %land.lhs.true199
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

land.lhs.true204:                                 ; preds = %land.lhs.true199
  %sriov_wreg208 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %92, i32 0, i32 12
  %93 = ptrtoint ptr %sriov_wreg208 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %sriov_wreg208, align 4
  %tobool209.not = icmp eq ptr %94, null
  br i1 %tobool209.not, label %land.lhs.true204.cond.false220_crit_edge, label %cond.true210

land.lhs.true204.cond.false220_crit_edge:         ; preds = %land.lhs.true204
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false220

cond.true210:                                     ; preds = %land.lhs.true204
  call void @__sanitizer_cov_trace_pc() #9
  %95 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %arrayidx131, align 4
  %arrayidx218 = getelementptr i32, ptr %96, i32 1
  %97 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %arrayidx218, align 4
  %add219 = add i32 %98, 138
  tail call void %94(ptr noundef %adev, i32 noundef %add219, i32 noundef %and194, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end226

cond.false220:                                    ; preds = %land.lhs.true204.cond.false220_crit_edge, %land.lhs.true199.cond.false220_crit_edge, %cond.end192.cond.false220_crit_edge
  %99 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %arrayidx131, align 4
  %arrayidx224 = getelementptr i32, ptr %100, i32 1
  %101 = ptrtoint ptr %arrayidx224 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %arrayidx224, align 4
  %add225 = add i32 %102, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add225, i32 noundef %and194, i32 noundef 0) #7
  br label %cond.end226

cond.end226:                                      ; preds = %cond.false220, %cond.true210
  %103 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %virt, align 8
  %and229 = and i32 %104, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and229)
  %tobool230.not = icmp eq i32 %and229, 0
  br i1 %tobool230.not, label %cond.end226.cond.false253_crit_edge, label %land.lhs.true231

cond.end226.cond.false253_crit_edge:              ; preds = %cond.end226
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false253

land.lhs.true231:                                 ; preds = %cond.end226
  %105 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %funcs, align 4
  %tobool235.not = icmp eq ptr %106, null
  br i1 %tobool235.not, label %land.lhs.true231.cond.false253_crit_edge, label %land.lhs.true236

land.lhs.true231.cond.false253_crit_edge:         ; preds = %land.lhs.true231
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false253

land.lhs.true236:                                 ; preds = %land.lhs.true231
  %sriov_rreg240 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %106, i32 0, i32 13
  %107 = ptrtoint ptr %sriov_rreg240 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %sriov_rreg240, align 4
  %tobool241.not = icmp eq ptr %108, null
  br i1 %tobool241.not, label %land.lhs.true236.cond.false253_crit_edge, label %cond.true242

land.lhs.true236.cond.false253_crit_edge:         ; preds = %land.lhs.true236
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false253

cond.true242:                                     ; preds = %land.lhs.true236
  call void @__sanitizer_cov_trace_pc() #9
  %109 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %arrayidx131, align 4
  %arrayidx250 = getelementptr i32, ptr %110, i32 1
  %111 = ptrtoint ptr %arrayidx250 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx250, align 4
  %add251 = add i32 %112, 140
  %call252 = tail call i32 %108(ptr noundef %adev, i32 noundef %add251, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end260

cond.false253:                                    ; preds = %land.lhs.true236.cond.false253_crit_edge, %land.lhs.true231.cond.false253_crit_edge, %cond.end226.cond.false253_crit_edge
  %113 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %arrayidx131, align 4
  %arrayidx257 = getelementptr i32, ptr %114, i32 1
  %115 = ptrtoint ptr %arrayidx257 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %arrayidx257, align 4
  %add258 = add i32 %116, 140
  %call259 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add258, i32 noundef 0) #7
  br label %cond.end260

cond.end260:                                      ; preds = %cond.false253, %cond.true242
  %cond261 = phi i32 [ %call252, %cond.true242 ], [ %call259, %cond.false253 ]
  %or262 = or i32 %cond261, 33488895
  %117 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %virt, align 8
  %and265 = and i32 %118, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and265)
  %tobool266.not = icmp eq i32 %and265, 0
  br i1 %tobool266.not, label %cond.end260.cond.false288_crit_edge, label %land.lhs.true267

cond.end260.cond.false288_crit_edge:              ; preds = %cond.end260
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false288

land.lhs.true267:                                 ; preds = %cond.end260
  %119 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %funcs, align 4
  %tobool271.not = icmp eq ptr %120, null
  br i1 %tobool271.not, label %land.lhs.true267.cond.false288_crit_edge, label %land.lhs.true272

land.lhs.true267.cond.false288_crit_edge:         ; preds = %land.lhs.true267
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false288

land.lhs.true272:                                 ; preds = %land.lhs.true267
  %sriov_wreg276 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %120, i32 0, i32 12
  %121 = ptrtoint ptr %sriov_wreg276 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %sriov_wreg276, align 4
  %tobool277.not = icmp eq ptr %122, null
  br i1 %tobool277.not, label %land.lhs.true272.cond.false288_crit_edge, label %cond.true278

land.lhs.true272.cond.false288_crit_edge:         ; preds = %land.lhs.true272
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false288

cond.true278:                                     ; preds = %land.lhs.true272
  call void @__sanitizer_cov_trace_pc() #9
  %123 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %arrayidx131, align 4
  %arrayidx286 = getelementptr i32, ptr %124, i32 1
  %125 = ptrtoint ptr %arrayidx286 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %arrayidx286, align 4
  %add287 = add i32 %126, 140
  tail call void %122(ptr noundef %adev, i32 noundef %add287, i32 noundef %or262, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end294

cond.false288:                                    ; preds = %land.lhs.true272.cond.false288_crit_edge, %land.lhs.true267.cond.false288_crit_edge, %cond.end260.cond.false288_crit_edge
  %127 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %arrayidx131, align 4
  %arrayidx292 = getelementptr i32, ptr %128, i32 1
  %129 = ptrtoint ptr %arrayidx292 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %arrayidx292, align 4
  %add293 = add i32 %130, 140
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add293, i32 noundef %or262, i32 noundef 0) #7
  br label %cond.end294

cond.end294:                                      ; preds = %cond.false288, %cond.true278
  %131 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %virt, align 8
  %and297 = and i32 %132, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and297)
  %tobool298.not = icmp eq i32 %and297, 0
  br i1 %tobool298.not, label %cond.end294.cond.false321_crit_edge, label %land.lhs.true299

cond.end294.cond.false321_crit_edge:              ; preds = %cond.end294
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false321

land.lhs.true299:                                 ; preds = %cond.end294
  %133 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %funcs, align 4
  %tobool303.not = icmp eq ptr %134, null
  br i1 %tobool303.not, label %land.lhs.true299.cond.false321_crit_edge, label %land.lhs.true304

land.lhs.true299.cond.false321_crit_edge:         ; preds = %land.lhs.true299
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false321

land.lhs.true304:                                 ; preds = %land.lhs.true299
  %sriov_rreg308 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %134, i32 0, i32 13
  %135 = ptrtoint ptr %sriov_rreg308 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %sriov_rreg308, align 4
  %tobool309.not = icmp eq ptr %136, null
  br i1 %tobool309.not, label %land.lhs.true304.cond.false321_crit_edge, label %cond.true310

land.lhs.true304.cond.false321_crit_edge:         ; preds = %land.lhs.true304
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false321

cond.true310:                                     ; preds = %land.lhs.true304
  call void @__sanitizer_cov_trace_pc() #9
  %137 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %arrayidx131, align 4
  %arrayidx318 = getelementptr i32, ptr %138, i32 1
  %139 = ptrtoint ptr %arrayidx318 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %arrayidx318, align 4
  %add319 = add i32 %140, 142
  %call320 = tail call i32 %136(ptr noundef %adev, i32 noundef %add319, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end328

cond.false321:                                    ; preds = %land.lhs.true304.cond.false321_crit_edge, %land.lhs.true299.cond.false321_crit_edge, %cond.end294.cond.false321_crit_edge
  %141 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %arrayidx131, align 4
  %arrayidx325 = getelementptr i32, ptr %142, i32 1
  %143 = ptrtoint ptr %arrayidx325 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %arrayidx325, align 4
  %add326 = add i32 %144, 142
  %call327 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add326, i32 noundef 0) #7
  br label %cond.end328

cond.end328:                                      ; preds = %cond.false321, %cond.true310
  %cond329 = phi i32 [ %call320, %cond.true310 ], [ %call327, %cond.false321 ]
  %and330 = and i32 %cond329, -1024
  %145 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %virt, align 8
  %and333 = and i32 %146, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and333)
  %tobool334.not = icmp eq i32 %and333, 0
  br i1 %tobool334.not, label %cond.end328.cond.false356_crit_edge, label %land.lhs.true335

cond.end328.cond.false356_crit_edge:              ; preds = %cond.end328
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false356

land.lhs.true335:                                 ; preds = %cond.end328
  %147 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %funcs, align 4
  %tobool339.not = icmp eq ptr %148, null
  br i1 %tobool339.not, label %land.lhs.true335.cond.false356_crit_edge, label %land.lhs.true340

land.lhs.true335.cond.false356_crit_edge:         ; preds = %land.lhs.true335
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false356

land.lhs.true340:                                 ; preds = %land.lhs.true335
  %sriov_wreg344 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %148, i32 0, i32 12
  %149 = ptrtoint ptr %sriov_wreg344 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %sriov_wreg344, align 4
  %tobool345.not = icmp eq ptr %150, null
  br i1 %tobool345.not, label %land.lhs.true340.cond.false356_crit_edge, label %cond.true346

land.lhs.true340.cond.false356_crit_edge:         ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false356

cond.true346:                                     ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  %151 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %arrayidx131, align 4
  %arrayidx354 = getelementptr i32, ptr %152, i32 1
  %153 = ptrtoint ptr %arrayidx354 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %arrayidx354, align 4
  %add355 = add i32 %154, 142
  tail call void %150(ptr noundef %adev, i32 noundef %add355, i32 noundef %and330, i32 noundef 0, i32 noundef 16) #7
  br label %for.inc

cond.false356:                                    ; preds = %land.lhs.true340.cond.false356_crit_edge, %land.lhs.true335.cond.false356_crit_edge, %cond.end328.cond.false356_crit_edge
  %155 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %arrayidx131, align 4
  %arrayidx360 = getelementptr i32, ptr %156, i32 1
  %157 = ptrtoint ptr %arrayidx360 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %arrayidx360, align 4
  %add361 = add i32 %158, 142
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add361, i32 noundef %and330, i32 noundef 0) #7
  br label %for.inc

for.inc:                                          ; preds = %cond.false356, %cond.true346, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0518, 1
  %159 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %159)
  %160 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %160 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dpm_enable_uvd(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_5_start_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i1 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %indirect to i8
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 15
  %0 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %arrayidx1 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx2 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %2 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 4
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add, i32 noundef 0) #7
  %and = and i32 %call, -4
  %or = or i32 %and, 1
  %6 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx7, align 4
  %add8 = add i32 %9, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8, i32 noundef %or, i32 noundef 0) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and9 = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool.not = icmp eq i32 %and9, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool10.not = icmp eq ptr %13, null
  br i1 %tobool10.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true11

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true11:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool15.not = icmp eq ptr %15, null
  br i1 %tobool15.not, label %land.lhs.true11.cond.false_crit_edge, label %cond.true

land.lhs.true11.cond.false_crit_edge:             ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx2, align 4
  %arrayidx23 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx23, align 4
  %add24 = add i32 %19, 4
  %call25 = tail call i32 %15(ptr noundef %adev, i32 noundef %add24, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true11.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %20 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx2, align 4
  %arrayidx29 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %23, 4
  %call31 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add30, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call25, %cond.true ], [ %call31, %cond.false ]
  %or33 = or i32 %cond, 260
  %24 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %virt, align 8
  %and36 = and i32 %25, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36)
  %tobool37.not = icmp eq i32 %and36, 0
  br i1 %tobool37.not, label %cond.end.cond.false58_crit_edge, label %land.lhs.true38

cond.end.cond.false58_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

land.lhs.true38:                                  ; preds = %cond.end
  %funcs41 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %26 = ptrtoint ptr %funcs41 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %funcs41, align 4
  %tobool42.not = icmp eq ptr %27, null
  br i1 %tobool42.not, label %land.lhs.true38.cond.false58_crit_edge, label %land.lhs.true43

land.lhs.true38.cond.false58_crit_edge:           ; preds = %land.lhs.true38
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

land.lhs.true43:                                  ; preds = %land.lhs.true38
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %27, i32 0, i32 12
  %28 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %sriov_wreg, align 4
  %tobool47.not = icmp eq ptr %29, null
  br i1 %tobool47.not, label %land.lhs.true43.cond.false58_crit_edge, label %cond.true48

land.lhs.true43.cond.false58_crit_edge:           ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

cond.true48:                                      ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx2, align 4
  %arrayidx56 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx56, align 4
  %add57 = add i32 %33, 4
  tail call void %29(ptr noundef %adev, i32 noundef %add57, i32 noundef %or33, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end64

cond.false58:                                     ; preds = %land.lhs.true43.cond.false58_crit_edge, %land.lhs.true38.cond.false58_crit_edge, %cond.end.cond.false58_crit_edge
  %34 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx2, align 4
  %arrayidx62 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx62, align 4
  %add63 = add i32 %37, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add63, i32 noundef %or33, i32 noundef 0) #7
  br label %cond.end64

cond.end64:                                       ; preds = %cond.false58, %cond.true48
  br i1 %indirect, label %if.then, label %if.then77.critedge

if.then:                                          ; preds = %cond.end64
  %dpg_sram_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 11
  %38 = ptrtoint ptr %dpg_sram_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %dpg_sram_cpu_addr, align 8
  %dpg_sram_curr_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %40 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr %39, ptr %dpg_sram_curr_addr, align 8
  tail call fastcc void @vcn_v2_5_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %frombool)
  %41 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %arrayidx1, align 8
  %arrayidx301 = getelementptr i32, ptr %42, i32 1
  %43 = ptrtoint ptr %arrayidx301 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx301, align 4
  %add302 = shl i32 %44, 2
  %shl303 = add i32 %add302, 1368
  %and304 = and i32 %shl303, 1048572
  %45 = add nsw i32 %and304, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %45)
  %46 = icmp ult i32 %45, 9728
  %47 = add nsw i32 %and304, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %47)
  %48 = icmp ult i32 %47, 9728
  %49 = add nsw i32 %and304, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %49)
  %50 = icmp ult i32 %49, 1536
  br i1 %46, label %if.then.if.else612_crit_edge, label %if.else345

if.then.if.else612_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else612

if.then77.critedge:                               ; preds = %cond.end64
  tail call fastcc void @vcn_v2_5_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %frombool)
  %51 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %virt, align 8
  %and80 = and i32 %52, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and80)
  %tobool81.not = icmp eq i32 %and80, 0
  br i1 %tobool81.not, label %if.then77.critedge.cond.false103_crit_edge, label %land.lhs.true82

if.then77.critedge.cond.false103_crit_edge:       ; preds = %if.then77.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

land.lhs.true82:                                  ; preds = %if.then77.critedge
  %funcs85 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %53 = ptrtoint ptr %funcs85 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %funcs85, align 4
  %tobool86.not = icmp eq ptr %54, null
  br i1 %tobool86.not, label %land.lhs.true82.cond.false103_crit_edge, label %land.lhs.true87

land.lhs.true82.cond.false103_crit_edge:          ; preds = %land.lhs.true82
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

land.lhs.true87:                                  ; preds = %land.lhs.true82
  %sriov_wreg91 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %54, i32 0, i32 12
  %55 = ptrtoint ptr %sriov_wreg91 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %sriov_wreg91, align 4
  %tobool92.not = icmp eq ptr %56, null
  br i1 %tobool92.not, label %land.lhs.true87.cond.false103_crit_edge, label %cond.true93

land.lhs.true87.cond.false103_crit_edge:          ; preds = %land.lhs.true87
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

cond.true93:                                      ; preds = %land.lhs.true87
  call void @__sanitizer_cov_trace_pc() #9
  %57 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %arrayidx2, align 4
  %arrayidx101 = getelementptr i32, ptr %58, i32 1
  %59 = ptrtoint ptr %arrayidx101 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %arrayidx101, align 4
  %add102 = add i32 %60, 18
  tail call void %56(ptr noundef %adev, i32 noundef %add102, i32 noundef 535822848, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end109

cond.false103:                                    ; preds = %land.lhs.true87.cond.false103_crit_edge, %land.lhs.true82.cond.false103_crit_edge, %if.then77.critedge.cond.false103_crit_edge
  %61 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx2, align 4
  %arrayidx107 = getelementptr i32, ptr %62, i32 1
  %63 = ptrtoint ptr %arrayidx107 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx107, align 4
  %add108 = add i32 %64, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add108, i32 noundef 535822848, i32 noundef 0) #7
  br label %cond.end109

cond.end109:                                      ; preds = %cond.false103, %cond.true93
  %65 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %virt, align 8
  %and112 = and i32 %66, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and112)
  %tobool113.not = icmp eq i32 %and112, 0
  br i1 %tobool113.not, label %cond.end109.cond.false203_crit_edge, label %land.lhs.true114

cond.end109.cond.false203_crit_edge:              ; preds = %cond.end109
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true114:                                 ; preds = %cond.end109
  %funcs117 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %67 = ptrtoint ptr %funcs117 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %funcs117, align 4
  %tobool118.not = icmp eq ptr %68, null
  br i1 %tobool118.not, label %land.lhs.true114.cond.false203_crit_edge, label %land.lhs.true119

land.lhs.true114.cond.false203_crit_edge:         ; preds = %land.lhs.true114
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true119:                                 ; preds = %land.lhs.true114
  %sriov_wreg123 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %68, i32 0, i32 12
  %69 = ptrtoint ptr %sriov_wreg123 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %sriov_wreg123, align 4
  %tobool124.not = icmp eq ptr %70, null
  br i1 %tobool124.not, label %land.lhs.true119.cond.false203_crit_edge, label %cond.true125

land.lhs.true119.cond.false203_crit_edge:         ; preds = %land.lhs.true119
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

cond.true125:                                     ; preds = %land.lhs.true119
  %71 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %arrayidx2, align 4
  %arrayidx133 = getelementptr i32, ptr %72, i32 1
  %73 = ptrtoint ptr %arrayidx133 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %arrayidx133, align 4
  %add134 = add i32 %74, 17
  %75 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %arrayidx1, align 8
  %arrayidx138 = getelementptr i32, ptr %76, i32 1
  %77 = ptrtoint ptr %arrayidx138 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %arrayidx138, align 4
  %add139 = shl i32 %78, 2
  %shl = add i32 %add139, 1368
  %and140 = and i32 %shl, 1048572
  %79 = add nsw i32 %and140, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %79)
  %80 = icmp ult i32 %79, 9728
  %81 = add nsw i32 %and140, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %81)
  %82 = icmp ult i32 %81, 9728
  %83 = add nsw i32 %and140, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %83)
  %84 = icmp ult i32 %83, 1536
  br i1 %80, label %cond.true125.if.end199_crit_edge, label %if.else

cond.true125.if.end199_crit_edge:                 ; preds = %cond.true125
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end199

if.else:                                          ; preds = %cond.true125
  %85 = add nsw i32 %and140, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %85)
  %86 = icmp ult i32 %85, 1536
  br i1 %86, label %if.then178, label %if.else182

if.then178:                                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %add181 = add nuw nsw i32 %and140, 67584
  br label %if.end199

if.else182:                                       ; preds = %if.else
  br i1 %82, label %if.else182.if.end199_crit_edge, label %if.else188

if.else182.if.end199_crit_edge:                   ; preds = %if.else182
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end199

if.else188:                                       ; preds = %if.else182
  call void @__sanitizer_cov_trace_pc() #9
  %add193 = add nsw i32 %and140, -98304
  %spec.select41 = select i1 %84, i32 %add193, i32 %and140
  br label %if.end199

if.end199:                                        ; preds = %if.else188, %if.else182.if.end199_crit_edge, %if.then178, %cond.true125.if.end199_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add181, %if.then178 ], [ %spec.select41, %if.else188 ], [ %79, %cond.true125.if.end199_crit_edge ], [ %81, %if.else182.if.end199_crit_edge ]
  %87 = shl i32 %internal_reg_offset.0, 14
  %shl201 = and i32 %87, -65536
  %or202 = or i32 %shl201, 1
  tail call void %70(ptr noundef %adev, i32 noundef %add134, i32 noundef %or202, i32 noundef 0, i32 noundef 16) #7
  br label %if.then385

cond.false203:                                    ; preds = %land.lhs.true119.cond.false203_crit_edge, %land.lhs.true114.cond.false203_crit_edge, %cond.end109.cond.false203_crit_edge
  %88 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx2, align 4
  %arrayidx207 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx207 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx207, align 4
  %add208 = add i32 %91, 17
  %92 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %arrayidx1, align 8
  %arrayidx218 = getelementptr i32, ptr %93, i32 1
  %94 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %arrayidx218, align 4
  %add219 = shl i32 %95, 2
  %shl220 = add i32 %add219, 1368
  %and221 = and i32 %shl220, 1048572
  %96 = add nsw i32 %and221, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %96)
  %97 = icmp ult i32 %96, 9728
  %98 = add nsw i32 %and221, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %98)
  %99 = icmp ult i32 %98, 9728
  %100 = add nsw i32 %and221, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %100)
  %101 = icmp ult i32 %100, 1536
  br i1 %97, label %cond.false203.if.end285_crit_edge, label %if.else262

cond.false203.if.end285_crit_edge:                ; preds = %cond.false203
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end285

if.else262:                                       ; preds = %cond.false203
  %102 = add nsw i32 %and221, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %102)
  %103 = icmp ult i32 %102, 1536
  br i1 %103, label %if.then264, label %if.else268

if.then264:                                       ; preds = %if.else262
  call void @__sanitizer_cov_trace_pc() #9
  %add267 = add nuw nsw i32 %and221, 67584
  br label %if.end285

if.else268:                                       ; preds = %if.else262
  br i1 %99, label %if.else268.if.end285_crit_edge, label %if.else274

if.else268.if.end285_crit_edge:                   ; preds = %if.else268
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end285

if.else274:                                       ; preds = %if.else268
  call void @__sanitizer_cov_trace_pc() #9
  %add279 = add nsw i32 %and221, -98304
  %spec.select42 = select i1 %101, i32 %add279, i32 %and221
  br label %if.end285

if.end285:                                        ; preds = %if.else274, %if.else268.if.end285_crit_edge, %if.then264, %cond.false203.if.end285_crit_edge
  %internal_reg_offset209.0 = phi i32 [ %add267, %if.then264 ], [ %spec.select42, %if.else274 ], [ %96, %cond.false203.if.end285_crit_edge ], [ %98, %if.else268.if.end285_crit_edge ]
  %104 = shl i32 %internal_reg_offset209.0, 14
  %shl288 = and i32 %104, -65536
  %or289 = or i32 %shl288, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add208, i32 noundef %or289, i32 noundef 0) #7
  br label %if.then385

if.else345:                                       ; preds = %if.then
  %105 = add nsw i32 %and304, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %105)
  %106 = icmp ult i32 %105, 1536
  br i1 %106, label %if.then347, label %if.else351

if.then347:                                       ; preds = %if.else345
  call void @__sanitizer_cov_trace_pc() #9
  %add350 = add nuw nsw i32 %and304, 67584
  br label %if.else612

if.else351:                                       ; preds = %if.else345
  br i1 %48, label %if.else351.if.else612_crit_edge, label %if.else357

if.else351.if.else612_crit_edge:                  ; preds = %if.else351
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else612

if.else357:                                       ; preds = %if.else351
  call void @__sanitizer_cov_trace_pc() #9
  %add362 = add nsw i32 %and304, -98304
  %spec.select43 = select i1 %50, i32 %add362, i32 %and304
  br label %if.else612

if.then385:                                       ; preds = %if.end285, %if.end199
  %107 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %virt, align 8
  %and388 = and i32 %108, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and388)
  %tobool389.not = icmp eq i32 %and388, 0
  br i1 %tobool389.not, label %if.then385.cond.false411_crit_edge, label %land.lhs.true390

if.then385.cond.false411_crit_edge:               ; preds = %if.then385
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

land.lhs.true390:                                 ; preds = %if.then385
  %funcs393 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %109 = ptrtoint ptr %funcs393 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %funcs393, align 4
  %tobool394.not = icmp eq ptr %110, null
  br i1 %tobool394.not, label %land.lhs.true390.cond.false411_crit_edge, label %land.lhs.true395

land.lhs.true390.cond.false411_crit_edge:         ; preds = %land.lhs.true390
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

land.lhs.true395:                                 ; preds = %land.lhs.true390
  %sriov_wreg399 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %110, i32 0, i32 12
  %111 = ptrtoint ptr %sriov_wreg399 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %sriov_wreg399, align 4
  %tobool400.not = icmp eq ptr %112, null
  br i1 %tobool400.not, label %land.lhs.true395.cond.false411_crit_edge, label %cond.true401

land.lhs.true395.cond.false411_crit_edge:         ; preds = %land.lhs.true395
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

cond.true401:                                     ; preds = %land.lhs.true395
  call void @__sanitizer_cov_trace_pc() #9
  %113 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %arrayidx2, align 4
  %arrayidx409 = getelementptr i32, ptr %114, i32 1
  %115 = ptrtoint ptr %arrayidx409 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %arrayidx409, align 4
  %add410 = add i32 %116, 18
  tail call void %112(ptr noundef %adev, i32 noundef %add410, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end417

cond.false411:                                    ; preds = %land.lhs.true395.cond.false411_crit_edge, %land.lhs.true390.cond.false411_crit_edge, %if.then385.cond.false411_crit_edge
  %117 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %arrayidx2, align 4
  %arrayidx415 = getelementptr i32, ptr %118, i32 1
  %119 = ptrtoint ptr %arrayidx415 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx415, align 4
  %add416 = add i32 %120, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add416, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end417

cond.end417:                                      ; preds = %cond.false411, %cond.true401
  %121 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %virt, align 8
  %and420 = and i32 %122, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and420)
  %tobool421.not = icmp eq i32 %and420, 0
  br i1 %tobool421.not, label %cond.end417.cond.false524_crit_edge, label %land.lhs.true422

cond.end417.cond.false524_crit_edge:              ; preds = %cond.end417
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

land.lhs.true422:                                 ; preds = %cond.end417
  %funcs425 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %123 = ptrtoint ptr %funcs425 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %funcs425, align 4
  %tobool426.not = icmp eq ptr %124, null
  br i1 %tobool426.not, label %land.lhs.true422.cond.false524_crit_edge, label %land.lhs.true427

land.lhs.true422.cond.false524_crit_edge:         ; preds = %land.lhs.true422
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

land.lhs.true427:                                 ; preds = %land.lhs.true422
  %sriov_wreg431 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %124, i32 0, i32 12
  %125 = ptrtoint ptr %sriov_wreg431 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %sriov_wreg431, align 4
  %tobool432.not = icmp eq ptr %126, null
  br i1 %tobool432.not, label %land.lhs.true427.cond.false524_crit_edge, label %cond.true433

land.lhs.true427.cond.false524_crit_edge:         ; preds = %land.lhs.true427
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

cond.true433:                                     ; preds = %land.lhs.true427
  %127 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %arrayidx2, align 4
  %arrayidx441 = getelementptr i32, ptr %128, i32 1
  %129 = ptrtoint ptr %arrayidx441 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %arrayidx441, align 4
  %add442 = add i32 %130, 17
  %131 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %arrayidx1, align 8
  %arrayidx452 = getelementptr i32, ptr %132, i32 1
  %133 = ptrtoint ptr %arrayidx452 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %arrayidx452, align 4
  %add453 = shl i32 %134, 2
  %shl454 = add i32 %add453, 644
  %and455 = and i32 %shl454, 1048572
  %135 = add nsw i32 %and455, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %135)
  %136 = icmp ult i32 %135, 9728
  %137 = add nsw i32 %and455, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %137)
  %138 = icmp ult i32 %137, 9728
  %139 = add nsw i32 %and455, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %139)
  %140 = icmp ult i32 %139, 1536
  br i1 %136, label %cond.true433.if.end519_crit_edge, label %if.else496

cond.true433.if.end519_crit_edge:                 ; preds = %cond.true433
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end519

if.else496:                                       ; preds = %cond.true433
  %141 = add nsw i32 %and455, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %141)
  %142 = icmp ult i32 %141, 1536
  br i1 %142, label %if.then498, label %if.else502

if.then498:                                       ; preds = %if.else496
  call void @__sanitizer_cov_trace_pc() #9
  %add501 = add nuw nsw i32 %and455, 67584
  br label %if.end519

if.else502:                                       ; preds = %if.else496
  br i1 %138, label %if.else502.if.end519_crit_edge, label %if.else508

if.else502.if.end519_crit_edge:                   ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end519

if.else508:                                       ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  %add513 = add nsw i32 %and455, -98304
  %spec.select44 = select i1 %140, i32 %add513, i32 %and455
  br label %if.end519

if.end519:                                        ; preds = %if.else508, %if.else502.if.end519_crit_edge, %if.then498, %cond.true433.if.end519_crit_edge
  %internal_reg_offset443.0 = phi i32 [ %add501, %if.then498 ], [ %spec.select44, %if.else508 ], [ %135, %cond.true433.if.end519_crit_edge ], [ %137, %if.else502.if.end519_crit_edge ]
  %143 = shl i32 %internal_reg_offset443.0, 14
  %shl522 = and i32 %143, -65536
  %or523 = or i32 %shl522, 1
  tail call void %126(ptr noundef %adev, i32 noundef %add442, i32 noundef %or523, i32 noundef 0, i32 noundef 16) #7
  br label %if.then707

cond.false524:                                    ; preds = %land.lhs.true427.cond.false524_crit_edge, %land.lhs.true422.cond.false524_crit_edge, %cond.end417.cond.false524_crit_edge
  %144 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %arrayidx2, align 4
  %arrayidx528 = getelementptr i32, ptr %145, i32 1
  %146 = ptrtoint ptr %arrayidx528 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %arrayidx528, align 4
  %add529 = add i32 %147, 17
  %148 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %arrayidx1, align 8
  %arrayidx539 = getelementptr i32, ptr %149, i32 1
  %150 = ptrtoint ptr %arrayidx539 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %arrayidx539, align 4
  %add540 = shl i32 %151, 2
  %shl541 = add i32 %add540, 644
  %and542 = and i32 %shl541, 1048572
  %152 = add nsw i32 %and542, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %152)
  %153 = icmp ult i32 %152, 9728
  %154 = add nsw i32 %and542, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %154)
  %155 = icmp ult i32 %154, 9728
  %156 = add nsw i32 %and542, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %156)
  %157 = icmp ult i32 %156, 1536
  br i1 %153, label %cond.false524.if.end606_crit_edge, label %if.else583

cond.false524.if.end606_crit_edge:                ; preds = %cond.false524
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end606

if.else583:                                       ; preds = %cond.false524
  %158 = add nsw i32 %and542, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %158)
  %159 = icmp ult i32 %158, 1536
  br i1 %159, label %if.then585, label %if.else589

if.then585:                                       ; preds = %if.else583
  call void @__sanitizer_cov_trace_pc() #9
  %add588 = add nuw nsw i32 %and542, 67584
  br label %if.end606

if.else589:                                       ; preds = %if.else583
  br i1 %155, label %if.else589.if.end606_crit_edge, label %if.else595

if.else589.if.end606_crit_edge:                   ; preds = %if.else589
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end606

if.else595:                                       ; preds = %if.else589
  call void @__sanitizer_cov_trace_pc() #9
  %add600 = add nsw i32 %and542, -98304
  %spec.select45 = select i1 %157, i32 %add600, i32 %and542
  br label %if.end606

if.end606:                                        ; preds = %if.else595, %if.else589.if.end606_crit_edge, %if.then585, %cond.false524.if.end606_crit_edge
  %internal_reg_offset530.0 = phi i32 [ %add588, %if.then585 ], [ %spec.select45, %if.else595 ], [ %152, %cond.false524.if.end606_crit_edge ], [ %154, %if.else589.if.end606_crit_edge ]
  %160 = shl i32 %internal_reg_offset530.0, 14
  %shl609 = and i32 %160, -65536
  %or610 = or i32 %shl609, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add529, i32 noundef %or610, i32 noundef 0) #7
  br label %if.then707

if.else612:                                       ; preds = %if.else357, %if.else351.if.else612_crit_edge, %if.then347, %if.then.if.else612_crit_edge
  %internal_reg_offset292.0 = phi i32 [ %add350, %if.then347 ], [ %spec.select43, %if.else357 ], [ %45, %if.then.if.else612_crit_edge ], [ %47, %if.else351.if.else612_crit_edge ]
  %shr370 = lshr i32 %internal_reg_offset292.0, 2
  %161 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %162, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %163 = ptrtoint ptr %162 to i32
  call void @__asan_store4_noabort(i32 %163)
  store i32 %shr370, ptr %162, align 4
  %164 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr379 = getelementptr i32, ptr %164, i32 1
  store ptr %incdec.ptr379, ptr %dpg_sram_curr_addr, align 8
  %165 = ptrtoint ptr %164 to i32
  call void @__asan_store4_noabort(i32 %165)
  store i32 535822848, ptr %164, align 4
  %166 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %arrayidx1, align 8
  %arrayidx622 = getelementptr i32, ptr %167, i32 1
  %168 = ptrtoint ptr %arrayidx622 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %arrayidx622, align 4
  %add623 = shl i32 %169, 2
  %shl624 = add i32 %add623, 644
  %and625 = and i32 %shl624, 1048572
  %170 = add nsw i32 %and625, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %170)
  %171 = icmp ult i32 %170, 9728
  %172 = add nsw i32 %and625, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %172)
  %173 = icmp ult i32 %172, 9728
  %174 = add nsw i32 %and625, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %174)
  %175 = icmp ult i32 %174, 1536
  br i1 %171, label %if.else612.if.else934_crit_edge, label %if.else666

if.else612.if.else934_crit_edge:                  ; preds = %if.else612
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else934

if.else666:                                       ; preds = %if.else612
  %176 = add nsw i32 %and625, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %176)
  %177 = icmp ult i32 %176, 1536
  br i1 %177, label %if.then668, label %if.else672

if.then668:                                       ; preds = %if.else666
  call void @__sanitizer_cov_trace_pc() #9
  %add671 = add nuw nsw i32 %and625, 67584
  br label %if.else934

if.else672:                                       ; preds = %if.else666
  br i1 %173, label %if.else672.if.else934_crit_edge, label %if.else678

if.else672.if.else934_crit_edge:                  ; preds = %if.else672
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else934

if.else678:                                       ; preds = %if.else672
  call void @__sanitizer_cov_trace_pc() #9
  %add683 = add nsw i32 %and625, -98304
  %spec.select46 = select i1 %175, i32 %add683, i32 %and625
  br label %if.else934

if.then707:                                       ; preds = %if.end606, %if.end519
  %178 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %virt, align 8
  %and710 = and i32 %179, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and710)
  %tobool711.not = icmp eq i32 %and710, 0
  br i1 %tobool711.not, label %if.then707.cond.false733_crit_edge, label %land.lhs.true712

if.then707.cond.false733_crit_edge:               ; preds = %if.then707
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

land.lhs.true712:                                 ; preds = %if.then707
  %funcs715 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %180 = ptrtoint ptr %funcs715 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %funcs715, align 4
  %tobool716.not = icmp eq ptr %181, null
  br i1 %tobool716.not, label %land.lhs.true712.cond.false733_crit_edge, label %land.lhs.true717

land.lhs.true712.cond.false733_crit_edge:         ; preds = %land.lhs.true712
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

land.lhs.true717:                                 ; preds = %land.lhs.true712
  %sriov_wreg721 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %181, i32 0, i32 12
  %182 = ptrtoint ptr %sriov_wreg721 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %sriov_wreg721, align 4
  %tobool722.not = icmp eq ptr %183, null
  br i1 %tobool722.not, label %land.lhs.true717.cond.false733_crit_edge, label %cond.true723

land.lhs.true717.cond.false733_crit_edge:         ; preds = %land.lhs.true717
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

cond.true723:                                     ; preds = %land.lhs.true717
  call void @__sanitizer_cov_trace_pc() #9
  %184 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %arrayidx2, align 4
  %arrayidx731 = getelementptr i32, ptr %185, i32 1
  %186 = ptrtoint ptr %arrayidx731 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %arrayidx731, align 4
  %add732 = add i32 %187, 18
  tail call void %183(ptr noundef %adev, i32 noundef %add732, i32 noundef 3175176, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end739

cond.false733:                                    ; preds = %land.lhs.true717.cond.false733_crit_edge, %land.lhs.true712.cond.false733_crit_edge, %if.then707.cond.false733_crit_edge
  %188 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %arrayidx2, align 4
  %arrayidx737 = getelementptr i32, ptr %189, i32 1
  %190 = ptrtoint ptr %arrayidx737 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %arrayidx737, align 4
  %add738 = add i32 %191, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add738, i32 noundef 3175176, i32 noundef 0) #7
  br label %cond.end739

cond.end739:                                      ; preds = %cond.false733, %cond.true723
  %192 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %virt, align 8
  %and742 = and i32 %193, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and742)
  %tobool743.not = icmp eq i32 %and742, 0
  br i1 %tobool743.not, label %cond.end739.cond.false846_crit_edge, label %land.lhs.true744

cond.end739.cond.false846_crit_edge:              ; preds = %cond.end739
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

land.lhs.true744:                                 ; preds = %cond.end739
  %funcs747 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %194 = ptrtoint ptr %funcs747 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %funcs747, align 4
  %tobool748.not = icmp eq ptr %195, null
  br i1 %tobool748.not, label %land.lhs.true744.cond.false846_crit_edge, label %land.lhs.true749

land.lhs.true744.cond.false846_crit_edge:         ; preds = %land.lhs.true744
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

land.lhs.true749:                                 ; preds = %land.lhs.true744
  %sriov_wreg753 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %195, i32 0, i32 12
  %196 = ptrtoint ptr %sriov_wreg753 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %sriov_wreg753, align 4
  %tobool754.not = icmp eq ptr %197, null
  br i1 %tobool754.not, label %land.lhs.true749.cond.false846_crit_edge, label %cond.true755

land.lhs.true749.cond.false846_crit_edge:         ; preds = %land.lhs.true749
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

cond.true755:                                     ; preds = %land.lhs.true749
  %198 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %arrayidx2, align 4
  %arrayidx763 = getelementptr i32, ptr %199, i32 1
  %200 = ptrtoint ptr %arrayidx763 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %arrayidx763, align 4
  %add764 = add i32 %201, 17
  %202 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %arrayidx1, align 8
  %arrayidx774 = getelementptr i32, ptr %203, i32 1
  %204 = ptrtoint ptr %arrayidx774 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %arrayidx774, align 4
  %add775 = shl i32 %205, 2
  %shl776 = add i32 %add775, 4768
  %and777 = and i32 %shl776, 1048572
  %206 = add nsw i32 %and777, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %206)
  %207 = icmp ult i32 %206, 9728
  %208 = add nsw i32 %and777, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %208)
  %209 = icmp ult i32 %208, 9728
  %210 = add nsw i32 %and777, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %210)
  %211 = icmp ult i32 %210, 1536
  br i1 %207, label %cond.true755.if.end841_crit_edge, label %if.else818

cond.true755.if.end841_crit_edge:                 ; preds = %cond.true755
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end841

if.else818:                                       ; preds = %cond.true755
  %212 = add nsw i32 %and777, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %212)
  %213 = icmp ult i32 %212, 1536
  br i1 %213, label %if.then820, label %if.else824

if.then820:                                       ; preds = %if.else818
  call void @__sanitizer_cov_trace_pc() #9
  %add823 = add nuw nsw i32 %and777, 67584
  br label %if.end841

if.else824:                                       ; preds = %if.else818
  br i1 %209, label %if.else824.if.end841_crit_edge, label %if.else830

if.else824.if.end841_crit_edge:                   ; preds = %if.else824
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end841

if.else830:                                       ; preds = %if.else824
  call void @__sanitizer_cov_trace_pc() #9
  %add835 = add nsw i32 %and777, -98304
  %spec.select47 = select i1 %211, i32 %add835, i32 %and777
  br label %if.end841

if.end841:                                        ; preds = %if.else830, %if.else824.if.end841_crit_edge, %if.then820, %cond.true755.if.end841_crit_edge
  %internal_reg_offset765.0 = phi i32 [ %add823, %if.then820 ], [ %spec.select47, %if.else830 ], [ %206, %cond.true755.if.end841_crit_edge ], [ %208, %if.else824.if.end841_crit_edge ]
  %214 = shl i32 %internal_reg_offset765.0, 14
  %shl844 = and i32 %214, -65536
  %or845 = or i32 %shl844, 1
  tail call void %197(ptr noundef %adev, i32 noundef %add764, i32 noundef %or845, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1029

cond.false846:                                    ; preds = %land.lhs.true749.cond.false846_crit_edge, %land.lhs.true744.cond.false846_crit_edge, %cond.end739.cond.false846_crit_edge
  %215 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %arrayidx2, align 4
  %arrayidx850 = getelementptr i32, ptr %216, i32 1
  %217 = ptrtoint ptr %arrayidx850 to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %arrayidx850, align 4
  %add851 = add i32 %218, 17
  %219 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx1, align 8
  %arrayidx861 = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx861 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx861, align 4
  %add862 = shl i32 %222, 2
  %shl863 = add i32 %add862, 4768
  %and864 = and i32 %shl863, 1048572
  %223 = add nsw i32 %and864, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %223)
  %224 = icmp ult i32 %223, 9728
  %225 = add nsw i32 %and864, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %225)
  %226 = icmp ult i32 %225, 9728
  %227 = add nsw i32 %and864, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %227)
  %228 = icmp ult i32 %227, 1536
  br i1 %224, label %cond.false846.if.end928_crit_edge, label %if.else905

cond.false846.if.end928_crit_edge:                ; preds = %cond.false846
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end928

if.else905:                                       ; preds = %cond.false846
  %229 = add nsw i32 %and864, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %229)
  %230 = icmp ult i32 %229, 1536
  br i1 %230, label %if.then907, label %if.else911

if.then907:                                       ; preds = %if.else905
  call void @__sanitizer_cov_trace_pc() #9
  %add910 = add nuw nsw i32 %and864, 67584
  br label %if.end928

if.else911:                                       ; preds = %if.else905
  br i1 %226, label %if.else911.if.end928_crit_edge, label %if.else917

if.else911.if.end928_crit_edge:                   ; preds = %if.else911
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end928

if.else917:                                       ; preds = %if.else911
  call void @__sanitizer_cov_trace_pc() #9
  %add922 = add nsw i32 %and864, -98304
  %spec.select48 = select i1 %228, i32 %add922, i32 %and864
  br label %if.end928

if.end928:                                        ; preds = %if.else917, %if.else911.if.end928_crit_edge, %if.then907, %cond.false846.if.end928_crit_edge
  %internal_reg_offset852.0 = phi i32 [ %add910, %if.then907 ], [ %spec.select48, %if.else917 ], [ %223, %cond.false846.if.end928_crit_edge ], [ %225, %if.else911.if.end928_crit_edge ]
  %231 = shl i32 %internal_reg_offset852.0, 14
  %shl931 = and i32 %231, -65536
  %or932 = or i32 %shl931, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add851, i32 noundef %or932, i32 noundef 0) #7
  br label %if.then1029

if.else934:                                       ; preds = %if.else678, %if.else672.if.else934_crit_edge, %if.then668, %if.else612.if.else934_crit_edge
  %internal_reg_offset613.0 = phi i32 [ %add671, %if.then668 ], [ %spec.select46, %if.else678 ], [ %170, %if.else612.if.else934_crit_edge ], [ %172, %if.else672.if.else934_crit_edge ]
  %shr691 = lshr i32 %internal_reg_offset613.0, 2
  %232 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr696 = getelementptr i32, ptr %233, i32 1
  store ptr %incdec.ptr696, ptr %dpg_sram_curr_addr, align 8
  %234 = ptrtoint ptr %233 to i32
  call void @__asan_store4_noabort(i32 %234)
  store i32 %shr691, ptr %233, align 4
  %235 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr701 = getelementptr i32, ptr %235, i32 1
  store ptr %incdec.ptr701, ptr %dpg_sram_curr_addr, align 8
  %236 = ptrtoint ptr %235 to i32
  call void @__asan_store4_noabort(i32 %236)
  store i32 0, ptr %235, align 4
  %237 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx1, align 8
  %arrayidx944 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx944 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx944, align 4
  %add945 = shl i32 %240, 2
  %shl946 = add i32 %add945, 4768
  %and947 = and i32 %shl946, 1048572
  %241 = add nsw i32 %and947, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %241)
  %242 = icmp ult i32 %241, 9728
  %243 = add nsw i32 %and947, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %243)
  %244 = icmp ult i32 %243, 9728
  %245 = add nsw i32 %and947, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %245)
  %246 = icmp ult i32 %245, 1536
  br i1 %242, label %if.else934.if.else1256_crit_edge, label %if.else988

if.else934.if.else1256_crit_edge:                 ; preds = %if.else934
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1256

if.else988:                                       ; preds = %if.else934
  %247 = add nsw i32 %and947, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %247)
  %248 = icmp ult i32 %247, 1536
  br i1 %248, label %if.then990, label %if.else994

if.then990:                                       ; preds = %if.else988
  call void @__sanitizer_cov_trace_pc() #9
  %add993 = add nuw nsw i32 %and947, 67584
  br label %if.else1256

if.else994:                                       ; preds = %if.else988
  br i1 %244, label %if.else994.if.else1256_crit_edge, label %if.else1000

if.else994.if.else1256_crit_edge:                 ; preds = %if.else994
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1256

if.else1000:                                      ; preds = %if.else994
  call void @__sanitizer_cov_trace_pc() #9
  %add1005 = add nsw i32 %and947, -98304
  %spec.select49 = select i1 %246, i32 %add1005, i32 %and947
  br label %if.else1256

if.then1029:                                      ; preds = %if.end928, %if.end841
  %249 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %virt, align 8
  %and1032 = and i32 %250, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1032)
  %tobool1033.not = icmp eq i32 %and1032, 0
  br i1 %tobool1033.not, label %if.then1029.cond.false1055_crit_edge, label %land.lhs.true1034

if.then1029.cond.false1055_crit_edge:             ; preds = %if.then1029
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

land.lhs.true1034:                                ; preds = %if.then1029
  %funcs1037 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %251 = ptrtoint ptr %funcs1037 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load ptr, ptr %funcs1037, align 4
  %tobool1038.not = icmp eq ptr %252, null
  br i1 %tobool1038.not, label %land.lhs.true1034.cond.false1055_crit_edge, label %land.lhs.true1039

land.lhs.true1034.cond.false1055_crit_edge:       ; preds = %land.lhs.true1034
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

land.lhs.true1039:                                ; preds = %land.lhs.true1034
  %sriov_wreg1043 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %252, i32 0, i32 12
  %253 = ptrtoint ptr %sriov_wreg1043 to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load ptr, ptr %sriov_wreg1043, align 4
  %tobool1044.not = icmp eq ptr %254, null
  br i1 %tobool1044.not, label %land.lhs.true1039.cond.false1055_crit_edge, label %cond.true1045

land.lhs.true1039.cond.false1055_crit_edge:       ; preds = %land.lhs.true1039
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

cond.true1045:                                    ; preds = %land.lhs.true1039
  call void @__sanitizer_cov_trace_pc() #9
  %255 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1053 = getelementptr i32, ptr %256, i32 1
  %257 = ptrtoint ptr %arrayidx1053 to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %arrayidx1053, align 4
  %add1054 = add i32 %258, 18
  tail call void %254(ptr noundef %adev, i32 noundef %add1054, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1061

cond.false1055:                                   ; preds = %land.lhs.true1039.cond.false1055_crit_edge, %land.lhs.true1034.cond.false1055_crit_edge, %if.then1029.cond.false1055_crit_edge
  %259 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1059 = getelementptr i32, ptr %260, i32 1
  %261 = ptrtoint ptr %arrayidx1059 to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load i32, ptr %arrayidx1059, align 4
  %add1060 = add i32 %262, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1060, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end1061

cond.end1061:                                     ; preds = %cond.false1055, %cond.true1045
  %263 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %virt, align 8
  %and1064 = and i32 %264, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1064)
  %tobool1065.not = icmp eq i32 %and1064, 0
  br i1 %tobool1065.not, label %cond.end1061.cond.false1168_crit_edge, label %land.lhs.true1066

cond.end1061.cond.false1168_crit_edge:            ; preds = %cond.end1061
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

land.lhs.true1066:                                ; preds = %cond.end1061
  %funcs1069 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %265 = ptrtoint ptr %funcs1069 to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load ptr, ptr %funcs1069, align 4
  %tobool1070.not = icmp eq ptr %266, null
  br i1 %tobool1070.not, label %land.lhs.true1066.cond.false1168_crit_edge, label %land.lhs.true1071

land.lhs.true1066.cond.false1168_crit_edge:       ; preds = %land.lhs.true1066
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

land.lhs.true1071:                                ; preds = %land.lhs.true1066
  %sriov_wreg1075 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %266, i32 0, i32 12
  %267 = ptrtoint ptr %sriov_wreg1075 to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load ptr, ptr %sriov_wreg1075, align 4
  %tobool1076.not = icmp eq ptr %268, null
  br i1 %tobool1076.not, label %land.lhs.true1071.cond.false1168_crit_edge, label %cond.true1077

land.lhs.true1071.cond.false1168_crit_edge:       ; preds = %land.lhs.true1071
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

cond.true1077:                                    ; preds = %land.lhs.true1071
  %269 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1085 = getelementptr i32, ptr %270, i32 1
  %271 = ptrtoint ptr %arrayidx1085 to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %arrayidx1085, align 4
  %add1086 = add i32 %272, 17
  %273 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1096 = getelementptr i32, ptr %274, i32 1
  %275 = ptrtoint ptr %arrayidx1096 to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load i32, ptr %arrayidx1096, align 4
  %add1097 = shl i32 %276, 2
  %shl1098 = add i32 %add1097, 2864
  %and1099 = and i32 %shl1098, 1048572
  %277 = add nsw i32 %and1099, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %277)
  %278 = icmp ult i32 %277, 9728
  %279 = add nsw i32 %and1099, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %279)
  %280 = icmp ult i32 %279, 9728
  %281 = add nsw i32 %and1099, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %281)
  %282 = icmp ult i32 %281, 1536
  br i1 %278, label %cond.true1077.if.end1163_crit_edge, label %if.else1140

cond.true1077.if.end1163_crit_edge:               ; preds = %cond.true1077
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1163

if.else1140:                                      ; preds = %cond.true1077
  %283 = add nsw i32 %and1099, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %283)
  %284 = icmp ult i32 %283, 1536
  br i1 %284, label %if.then1142, label %if.else1146

if.then1142:                                      ; preds = %if.else1140
  call void @__sanitizer_cov_trace_pc() #9
  %add1145 = add nuw nsw i32 %and1099, 67584
  br label %if.end1163

if.else1146:                                      ; preds = %if.else1140
  br i1 %280, label %if.else1146.if.end1163_crit_edge, label %if.else1152

if.else1146.if.end1163_crit_edge:                 ; preds = %if.else1146
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1163

if.else1152:                                      ; preds = %if.else1146
  call void @__sanitizer_cov_trace_pc() #9
  %add1157 = add nsw i32 %and1099, -98304
  %spec.select50 = select i1 %282, i32 %add1157, i32 %and1099
  br label %if.end1163

if.end1163:                                       ; preds = %if.else1152, %if.else1146.if.end1163_crit_edge, %if.then1142, %cond.true1077.if.end1163_crit_edge
  %internal_reg_offset1087.0 = phi i32 [ %add1145, %if.then1142 ], [ %spec.select50, %if.else1152 ], [ %277, %cond.true1077.if.end1163_crit_edge ], [ %279, %if.else1146.if.end1163_crit_edge ]
  %285 = shl i32 %internal_reg_offset1087.0, 14
  %shl1166 = and i32 %285, -65536
  %or1167 = or i32 %shl1166, 1
  tail call void %268(ptr noundef %adev, i32 noundef %add1086, i32 noundef %or1167, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1351

cond.false1168:                                   ; preds = %land.lhs.true1071.cond.false1168_crit_edge, %land.lhs.true1066.cond.false1168_crit_edge, %cond.end1061.cond.false1168_crit_edge
  %286 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1172 = getelementptr i32, ptr %287, i32 1
  %288 = ptrtoint ptr %arrayidx1172 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %arrayidx1172, align 4
  %add1173 = add i32 %289, 17
  %290 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1183 = getelementptr i32, ptr %291, i32 1
  %292 = ptrtoint ptr %arrayidx1183 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load i32, ptr %arrayidx1183, align 4
  %add1184 = shl i32 %293, 2
  %shl1185 = add i32 %add1184, 2864
  %and1186 = and i32 %shl1185, 1048572
  %294 = add nsw i32 %and1186, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %294)
  %295 = icmp ult i32 %294, 9728
  %296 = add nsw i32 %and1186, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %296)
  %297 = icmp ult i32 %296, 9728
  %298 = add nsw i32 %and1186, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %298)
  %299 = icmp ult i32 %298, 1536
  br i1 %295, label %cond.false1168.if.end1250_crit_edge, label %if.else1227

cond.false1168.if.end1250_crit_edge:              ; preds = %cond.false1168
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1250

if.else1227:                                      ; preds = %cond.false1168
  %300 = add nsw i32 %and1186, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %300)
  %301 = icmp ult i32 %300, 1536
  br i1 %301, label %if.then1229, label %if.else1233

if.then1229:                                      ; preds = %if.else1227
  call void @__sanitizer_cov_trace_pc() #9
  %add1232 = add nuw nsw i32 %and1186, 67584
  br label %if.end1250

if.else1233:                                      ; preds = %if.else1227
  br i1 %297, label %if.else1233.if.end1250_crit_edge, label %if.else1239

if.else1233.if.end1250_crit_edge:                 ; preds = %if.else1233
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1250

if.else1239:                                      ; preds = %if.else1233
  call void @__sanitizer_cov_trace_pc() #9
  %add1244 = add nsw i32 %and1186, -98304
  %spec.select51 = select i1 %299, i32 %add1244, i32 %and1186
  br label %if.end1250

if.end1250:                                       ; preds = %if.else1239, %if.else1233.if.end1250_crit_edge, %if.then1229, %cond.false1168.if.end1250_crit_edge
  %internal_reg_offset1174.0 = phi i32 [ %add1232, %if.then1229 ], [ %spec.select51, %if.else1239 ], [ %294, %cond.false1168.if.end1250_crit_edge ], [ %296, %if.else1233.if.end1250_crit_edge ]
  %302 = shl i32 %internal_reg_offset1174.0, 14
  %shl1253 = and i32 %302, -65536
  %or1254 = or i32 %shl1253, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1173, i32 noundef %or1254, i32 noundef 0) #7
  br label %if.then1351

if.else1256:                                      ; preds = %if.else1000, %if.else994.if.else1256_crit_edge, %if.then990, %if.else934.if.else1256_crit_edge
  %internal_reg_offset935.0 = phi i32 [ %add993, %if.then990 ], [ %spec.select49, %if.else1000 ], [ %241, %if.else934.if.else1256_crit_edge ], [ %243, %if.else994.if.else1256_crit_edge ]
  %shr1013 = lshr i32 %internal_reg_offset935.0, 2
  %303 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1018 = getelementptr i32, ptr %304, i32 1
  store ptr %incdec.ptr1018, ptr %dpg_sram_curr_addr, align 8
  %305 = ptrtoint ptr %304 to i32
  call void @__asan_store4_noabort(i32 %305)
  store i32 %shr1013, ptr %304, align 4
  %306 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1023 = getelementptr i32, ptr %306, i32 1
  store ptr %incdec.ptr1023, ptr %dpg_sram_curr_addr, align 8
  %307 = ptrtoint ptr %306 to i32
  call void @__asan_store4_noabort(i32 %307)
  store i32 3175176, ptr %306, align 4
  %308 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1266 = getelementptr i32, ptr %309, i32 1
  %310 = ptrtoint ptr %arrayidx1266 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %arrayidx1266, align 4
  %add1267 = shl i32 %311, 2
  %shl1268 = add i32 %add1267, 2864
  %and1269 = and i32 %shl1268, 1048572
  %312 = add nsw i32 %and1269, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %312)
  %313 = icmp ult i32 %312, 9728
  %314 = add nsw i32 %and1269, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %314)
  %315 = icmp ult i32 %314, 9728
  %316 = add nsw i32 %and1269, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %316)
  %317 = icmp ult i32 %316, 1536
  br i1 %313, label %if.else1256.if.else1578_crit_edge, label %if.else1310

if.else1256.if.else1578_crit_edge:                ; preds = %if.else1256
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1578

if.else1310:                                      ; preds = %if.else1256
  %318 = add nsw i32 %and1269, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %318)
  %319 = icmp ult i32 %318, 1536
  br i1 %319, label %if.then1312, label %if.else1316

if.then1312:                                      ; preds = %if.else1310
  call void @__sanitizer_cov_trace_pc() #9
  %add1315 = add nuw nsw i32 %and1269, 67584
  br label %if.else1578

if.else1316:                                      ; preds = %if.else1310
  br i1 %315, label %if.else1316.if.else1578_crit_edge, label %if.else1322

if.else1316.if.else1578_crit_edge:                ; preds = %if.else1316
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1578

if.else1322:                                      ; preds = %if.else1316
  call void @__sanitizer_cov_trace_pc() #9
  %add1327 = add nsw i32 %and1269, -98304
  %spec.select52 = select i1 %317, i32 %add1327, i32 %and1269
  br label %if.else1578

if.then1351:                                      ; preds = %if.end1250, %if.end1163
  %320 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load i32, ptr %virt, align 8
  %and1354 = and i32 %321, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1354)
  %tobool1355.not = icmp eq i32 %and1354, 0
  br i1 %tobool1355.not, label %if.then1351.cond.false1377_crit_edge, label %land.lhs.true1356

if.then1351.cond.false1377_crit_edge:             ; preds = %if.then1351
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

land.lhs.true1356:                                ; preds = %if.then1351
  %funcs1359 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %322 = ptrtoint ptr %funcs1359 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %funcs1359, align 4
  %tobool1360.not = icmp eq ptr %323, null
  br i1 %tobool1360.not, label %land.lhs.true1356.cond.false1377_crit_edge, label %land.lhs.true1361

land.lhs.true1356.cond.false1377_crit_edge:       ; preds = %land.lhs.true1356
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

land.lhs.true1361:                                ; preds = %land.lhs.true1356
  %sriov_wreg1365 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %323, i32 0, i32 12
  %324 = ptrtoint ptr %sriov_wreg1365 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %sriov_wreg1365, align 4
  %tobool1366.not = icmp eq ptr %325, null
  br i1 %tobool1366.not, label %land.lhs.true1361.cond.false1377_crit_edge, label %cond.true1367

land.lhs.true1361.cond.false1377_crit_edge:       ; preds = %land.lhs.true1361
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

cond.true1367:                                    ; preds = %land.lhs.true1361
  call void @__sanitizer_cov_trace_pc() #9
  %326 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1375 = getelementptr i32, ptr %327, i32 1
  %328 = ptrtoint ptr %arrayidx1375 to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load i32, ptr %arrayidx1375, align 4
  %add1376 = add i32 %329, 18
  tail call void %325(ptr noundef %adev, i32 noundef %add1376, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1383

cond.false1377:                                   ; preds = %land.lhs.true1361.cond.false1377_crit_edge, %land.lhs.true1356.cond.false1377_crit_edge, %if.then1351.cond.false1377_crit_edge
  %330 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1381 = getelementptr i32, ptr %331, i32 1
  %332 = ptrtoint ptr %arrayidx1381 to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load i32, ptr %arrayidx1381, align 4
  %add1382 = add i32 %333, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1382, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1383

cond.end1383:                                     ; preds = %cond.false1377, %cond.true1367
  %334 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load i32, ptr %virt, align 8
  %and1386 = and i32 %335, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1386)
  %tobool1387.not = icmp eq i32 %and1386, 0
  br i1 %tobool1387.not, label %cond.end1383.cond.false1490_crit_edge, label %land.lhs.true1388

cond.end1383.cond.false1490_crit_edge:            ; preds = %cond.end1383
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

land.lhs.true1388:                                ; preds = %cond.end1383
  %funcs1391 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %336 = ptrtoint ptr %funcs1391 to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load ptr, ptr %funcs1391, align 4
  %tobool1392.not = icmp eq ptr %337, null
  br i1 %tobool1392.not, label %land.lhs.true1388.cond.false1490_crit_edge, label %land.lhs.true1393

land.lhs.true1388.cond.false1490_crit_edge:       ; preds = %land.lhs.true1388
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

land.lhs.true1393:                                ; preds = %land.lhs.true1388
  %sriov_wreg1397 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %337, i32 0, i32 12
  %338 = ptrtoint ptr %sriov_wreg1397 to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load ptr, ptr %sriov_wreg1397, align 4
  %tobool1398.not = icmp eq ptr %339, null
  br i1 %tobool1398.not, label %land.lhs.true1393.cond.false1490_crit_edge, label %cond.true1399

land.lhs.true1393.cond.false1490_crit_edge:       ; preds = %land.lhs.true1393
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

cond.true1399:                                    ; preds = %land.lhs.true1393
  %340 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1407 = getelementptr i32, ptr %341, i32 1
  %342 = ptrtoint ptr %arrayidx1407 to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load i32, ptr %arrayidx1407, align 4
  %add1408 = add i32 %343, 17
  %344 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1418 = getelementptr i32, ptr %345, i32 1
  %346 = ptrtoint ptr %arrayidx1418 to i32
  call void @__asan_load4_noabort(i32 %346)
  %347 = load i32, ptr %arrayidx1418, align 4
  %add1419 = shl i32 %347, 2
  %shl1420 = add i32 %add1419, 2872
  %and1421 = and i32 %shl1420, 1048572
  %348 = add nsw i32 %and1421, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %348)
  %349 = icmp ult i32 %348, 9728
  %350 = add nsw i32 %and1421, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %350)
  %351 = icmp ult i32 %350, 9728
  %352 = add nsw i32 %and1421, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %352)
  %353 = icmp ult i32 %352, 1536
  br i1 %349, label %cond.true1399.if.end1485_crit_edge, label %if.else1462

cond.true1399.if.end1485_crit_edge:               ; preds = %cond.true1399
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1485

if.else1462:                                      ; preds = %cond.true1399
  %354 = add nsw i32 %and1421, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %354)
  %355 = icmp ult i32 %354, 1536
  br i1 %355, label %if.then1464, label %if.else1468

if.then1464:                                      ; preds = %if.else1462
  call void @__sanitizer_cov_trace_pc() #9
  %add1467 = add nuw nsw i32 %and1421, 67584
  br label %if.end1485

if.else1468:                                      ; preds = %if.else1462
  br i1 %351, label %if.else1468.if.end1485_crit_edge, label %if.else1474

if.else1468.if.end1485_crit_edge:                 ; preds = %if.else1468
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1485

if.else1474:                                      ; preds = %if.else1468
  call void @__sanitizer_cov_trace_pc() #9
  %add1479 = add nsw i32 %and1421, -98304
  %spec.select53 = select i1 %353, i32 %add1479, i32 %and1421
  br label %if.end1485

if.end1485:                                       ; preds = %if.else1474, %if.else1468.if.end1485_crit_edge, %if.then1464, %cond.true1399.if.end1485_crit_edge
  %internal_reg_offset1409.0 = phi i32 [ %add1467, %if.then1464 ], [ %spec.select53, %if.else1474 ], [ %348, %cond.true1399.if.end1485_crit_edge ], [ %350, %if.else1468.if.end1485_crit_edge ]
  %356 = shl i32 %internal_reg_offset1409.0, 14
  %shl1488 = and i32 %356, -65536
  %or1489 = or i32 %shl1488, 1
  tail call void %339(ptr noundef %adev, i32 noundef %add1408, i32 noundef %or1489, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1673

cond.false1490:                                   ; preds = %land.lhs.true1393.cond.false1490_crit_edge, %land.lhs.true1388.cond.false1490_crit_edge, %cond.end1383.cond.false1490_crit_edge
  %357 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1494 = getelementptr i32, ptr %358, i32 1
  %359 = ptrtoint ptr %arrayidx1494 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load i32, ptr %arrayidx1494, align 4
  %add1495 = add i32 %360, 17
  %361 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1505 = getelementptr i32, ptr %362, i32 1
  %363 = ptrtoint ptr %arrayidx1505 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load i32, ptr %arrayidx1505, align 4
  %add1506 = shl i32 %364, 2
  %shl1507 = add i32 %add1506, 2872
  %and1508 = and i32 %shl1507, 1048572
  %365 = add nsw i32 %and1508, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %365)
  %366 = icmp ult i32 %365, 9728
  %367 = add nsw i32 %and1508, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %367)
  %368 = icmp ult i32 %367, 9728
  %369 = add nsw i32 %and1508, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %369)
  %370 = icmp ult i32 %369, 1536
  br i1 %366, label %cond.false1490.if.end1572_crit_edge, label %if.else1549

cond.false1490.if.end1572_crit_edge:              ; preds = %cond.false1490
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1572

if.else1549:                                      ; preds = %cond.false1490
  %371 = add nsw i32 %and1508, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %371)
  %372 = icmp ult i32 %371, 1536
  br i1 %372, label %if.then1551, label %if.else1555

if.then1551:                                      ; preds = %if.else1549
  call void @__sanitizer_cov_trace_pc() #9
  %add1554 = add nuw nsw i32 %and1508, 67584
  br label %if.end1572

if.else1555:                                      ; preds = %if.else1549
  br i1 %368, label %if.else1555.if.end1572_crit_edge, label %if.else1561

if.else1555.if.end1572_crit_edge:                 ; preds = %if.else1555
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1572

if.else1561:                                      ; preds = %if.else1555
  call void @__sanitizer_cov_trace_pc() #9
  %add1566 = add nsw i32 %and1508, -98304
  %spec.select54 = select i1 %370, i32 %add1566, i32 %and1508
  br label %if.end1572

if.end1572:                                       ; preds = %if.else1561, %if.else1555.if.end1572_crit_edge, %if.then1551, %cond.false1490.if.end1572_crit_edge
  %internal_reg_offset1496.0 = phi i32 [ %add1554, %if.then1551 ], [ %spec.select54, %if.else1561 ], [ %365, %cond.false1490.if.end1572_crit_edge ], [ %367, %if.else1555.if.end1572_crit_edge ]
  %373 = shl i32 %internal_reg_offset1496.0, 14
  %shl1575 = and i32 %373, -65536
  %or1576 = or i32 %shl1575, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1495, i32 noundef %or1576, i32 noundef 0) #7
  br label %if.then1673

if.else1578:                                      ; preds = %if.else1322, %if.else1316.if.else1578_crit_edge, %if.then1312, %if.else1256.if.else1578_crit_edge
  %internal_reg_offset1257.0 = phi i32 [ %add1315, %if.then1312 ], [ %spec.select52, %if.else1322 ], [ %312, %if.else1256.if.else1578_crit_edge ], [ %314, %if.else1316.if.else1578_crit_edge ]
  %shr1335 = lshr i32 %internal_reg_offset1257.0, 2
  %374 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1340 = getelementptr i32, ptr %375, i32 1
  store ptr %incdec.ptr1340, ptr %dpg_sram_curr_addr, align 8
  %376 = ptrtoint ptr %375 to i32
  call void @__asan_store4_noabort(i32 %376)
  store i32 %shr1335, ptr %375, align 4
  %377 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1345 = getelementptr i32, ptr %377, i32 1
  store ptr %incdec.ptr1345, ptr %dpg_sram_curr_addr, align 8
  %378 = ptrtoint ptr %377 to i32
  call void @__asan_store4_noabort(i32 %378)
  store i32 16, ptr %377, align 4
  %379 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1588 = getelementptr i32, ptr %380, i32 1
  %381 = ptrtoint ptr %arrayidx1588 to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load i32, ptr %arrayidx1588, align 4
  %add1589 = shl i32 %382, 2
  %shl1590 = add i32 %add1589, 2872
  %and1591 = and i32 %shl1590, 1048572
  %383 = add nsw i32 %and1591, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %383)
  %384 = icmp ult i32 %383, 9728
  %385 = add nsw i32 %and1591, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %385)
  %386 = icmp ult i32 %385, 9728
  %387 = add nsw i32 %and1591, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %387)
  %388 = icmp ult i32 %387, 1536
  br i1 %384, label %if.else1578.if.else1900_crit_edge, label %if.else1632

if.else1578.if.else1900_crit_edge:                ; preds = %if.else1578
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1900

if.else1632:                                      ; preds = %if.else1578
  %389 = add nsw i32 %and1591, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %389)
  %390 = icmp ult i32 %389, 1536
  br i1 %390, label %if.then1634, label %if.else1638

if.then1634:                                      ; preds = %if.else1632
  call void @__sanitizer_cov_trace_pc() #9
  %add1637 = add nuw nsw i32 %and1591, 67584
  br label %if.else1900

if.else1638:                                      ; preds = %if.else1632
  br i1 %386, label %if.else1638.if.else1900_crit_edge, label %if.else1644

if.else1638.if.else1900_crit_edge:                ; preds = %if.else1638
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1900

if.else1644:                                      ; preds = %if.else1638
  call void @__sanitizer_cov_trace_pc() #9
  %add1649 = add nsw i32 %and1591, -98304
  %spec.select55 = select i1 %388, i32 %add1649, i32 %and1591
  br label %if.else1900

if.then1673:                                      ; preds = %if.end1572, %if.end1485
  %391 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load i32, ptr %virt, align 8
  %and1676 = and i32 %392, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1676)
  %tobool1677.not = icmp eq i32 %and1676, 0
  br i1 %tobool1677.not, label %if.then1673.cond.false1699_crit_edge, label %land.lhs.true1678

if.then1673.cond.false1699_crit_edge:             ; preds = %if.then1673
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

land.lhs.true1678:                                ; preds = %if.then1673
  %funcs1681 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %393 = ptrtoint ptr %funcs1681 to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load ptr, ptr %funcs1681, align 4
  %tobool1682.not = icmp eq ptr %394, null
  br i1 %tobool1682.not, label %land.lhs.true1678.cond.false1699_crit_edge, label %land.lhs.true1683

land.lhs.true1678.cond.false1699_crit_edge:       ; preds = %land.lhs.true1678
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

land.lhs.true1683:                                ; preds = %land.lhs.true1678
  %sriov_wreg1687 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %394, i32 0, i32 12
  %395 = ptrtoint ptr %sriov_wreg1687 to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load ptr, ptr %sriov_wreg1687, align 4
  %tobool1688.not = icmp eq ptr %396, null
  br i1 %tobool1688.not, label %land.lhs.true1683.cond.false1699_crit_edge, label %cond.true1689

land.lhs.true1683.cond.false1699_crit_edge:       ; preds = %land.lhs.true1683
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

cond.true1689:                                    ; preds = %land.lhs.true1683
  call void @__sanitizer_cov_trace_pc() #9
  %397 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1697 = getelementptr i32, ptr %398, i32 1
  %399 = ptrtoint ptr %arrayidx1697 to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load i32, ptr %arrayidx1697, align 4
  %add1698 = add i32 %400, 18
  tail call void %396(ptr noundef %adev, i32 noundef %add1698, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1705

cond.false1699:                                   ; preds = %land.lhs.true1683.cond.false1699_crit_edge, %land.lhs.true1678.cond.false1699_crit_edge, %if.then1673.cond.false1699_crit_edge
  %401 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %401)
  %402 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1703 = getelementptr i32, ptr %402, i32 1
  %403 = ptrtoint ptr %arrayidx1703 to i32
  call void @__asan_load4_noabort(i32 %403)
  %404 = load i32, ptr %arrayidx1703, align 4
  %add1704 = add i32 %404, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1704, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1705

cond.end1705:                                     ; preds = %cond.false1699, %cond.true1689
  %405 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load i32, ptr %virt, align 8
  %and1708 = and i32 %406, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1708)
  %tobool1709.not = icmp eq i32 %and1708, 0
  br i1 %tobool1709.not, label %cond.end1705.cond.false1812_crit_edge, label %land.lhs.true1710

cond.end1705.cond.false1812_crit_edge:            ; preds = %cond.end1705
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

land.lhs.true1710:                                ; preds = %cond.end1705
  %funcs1713 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %407 = ptrtoint ptr %funcs1713 to i32
  call void @__asan_load4_noabort(i32 %407)
  %408 = load ptr, ptr %funcs1713, align 4
  %tobool1714.not = icmp eq ptr %408, null
  br i1 %tobool1714.not, label %land.lhs.true1710.cond.false1812_crit_edge, label %land.lhs.true1715

land.lhs.true1710.cond.false1812_crit_edge:       ; preds = %land.lhs.true1710
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

land.lhs.true1715:                                ; preds = %land.lhs.true1710
  %sriov_wreg1719 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %408, i32 0, i32 12
  %409 = ptrtoint ptr %sriov_wreg1719 to i32
  call void @__asan_load4_noabort(i32 %409)
  %410 = load ptr, ptr %sriov_wreg1719, align 4
  %tobool1720.not = icmp eq ptr %410, null
  br i1 %tobool1720.not, label %land.lhs.true1715.cond.false1812_crit_edge, label %cond.true1721

land.lhs.true1715.cond.false1812_crit_edge:       ; preds = %land.lhs.true1715
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

cond.true1721:                                    ; preds = %land.lhs.true1715
  %411 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1729 = getelementptr i32, ptr %412, i32 1
  %413 = ptrtoint ptr %arrayidx1729 to i32
  call void @__asan_load4_noabort(i32 %413)
  %414 = load i32, ptr %arrayidx1729, align 4
  %add1730 = add i32 %414, 17
  %415 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1740 = getelementptr i32, ptr %416, i32 1
  %417 = ptrtoint ptr %arrayidx1740 to i32
  call void @__asan_load4_noabort(i32 %417)
  %418 = load i32, ptr %arrayidx1740, align 4
  %add1741 = shl i32 %418, 2
  %shl1742 = add i32 %add1741, 2880
  %and1743 = and i32 %shl1742, 1048572
  %419 = add nsw i32 %and1743, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %419)
  %420 = icmp ult i32 %419, 9728
  %421 = add nsw i32 %and1743, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %421)
  %422 = icmp ult i32 %421, 9728
  %423 = add nsw i32 %and1743, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %423)
  %424 = icmp ult i32 %423, 1536
  br i1 %420, label %cond.true1721.if.end1807_crit_edge, label %if.else1784

cond.true1721.if.end1807_crit_edge:               ; preds = %cond.true1721
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1807

if.else1784:                                      ; preds = %cond.true1721
  %425 = add nsw i32 %and1743, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %425)
  %426 = icmp ult i32 %425, 1536
  br i1 %426, label %if.then1786, label %if.else1790

if.then1786:                                      ; preds = %if.else1784
  call void @__sanitizer_cov_trace_pc() #9
  %add1789 = add nuw nsw i32 %and1743, 67584
  br label %if.end1807

if.else1790:                                      ; preds = %if.else1784
  br i1 %422, label %if.else1790.if.end1807_crit_edge, label %if.else1796

if.else1790.if.end1807_crit_edge:                 ; preds = %if.else1790
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1807

if.else1796:                                      ; preds = %if.else1790
  call void @__sanitizer_cov_trace_pc() #9
  %add1801 = add nsw i32 %and1743, -98304
  %spec.select56 = select i1 %424, i32 %add1801, i32 %and1743
  br label %if.end1807

if.end1807:                                       ; preds = %if.else1796, %if.else1790.if.end1807_crit_edge, %if.then1786, %cond.true1721.if.end1807_crit_edge
  %internal_reg_offset1731.0 = phi i32 [ %add1789, %if.then1786 ], [ %spec.select56, %if.else1796 ], [ %419, %cond.true1721.if.end1807_crit_edge ], [ %421, %if.else1790.if.end1807_crit_edge ]
  %427 = shl i32 %internal_reg_offset1731.0, 14
  %shl1810 = and i32 %427, -65536
  %or1811 = or i32 %shl1810, 1
  tail call void %410(ptr noundef %adev, i32 noundef %add1730, i32 noundef %or1811, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1995

cond.false1812:                                   ; preds = %land.lhs.true1715.cond.false1812_crit_edge, %land.lhs.true1710.cond.false1812_crit_edge, %cond.end1705.cond.false1812_crit_edge
  %428 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1816 = getelementptr i32, ptr %429, i32 1
  %430 = ptrtoint ptr %arrayidx1816 to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load i32, ptr %arrayidx1816, align 4
  %add1817 = add i32 %431, 17
  %432 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %432)
  %433 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1827 = getelementptr i32, ptr %433, i32 1
  %434 = ptrtoint ptr %arrayidx1827 to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load i32, ptr %arrayidx1827, align 4
  %add1828 = shl i32 %435, 2
  %shl1829 = add i32 %add1828, 2880
  %and1830 = and i32 %shl1829, 1048572
  %436 = add nsw i32 %and1830, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %436)
  %437 = icmp ult i32 %436, 9728
  %438 = add nsw i32 %and1830, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %438)
  %439 = icmp ult i32 %438, 9728
  %440 = add nsw i32 %and1830, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %440)
  %441 = icmp ult i32 %440, 1536
  br i1 %437, label %cond.false1812.if.end1894_crit_edge, label %if.else1871

cond.false1812.if.end1894_crit_edge:              ; preds = %cond.false1812
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1894

if.else1871:                                      ; preds = %cond.false1812
  %442 = add nsw i32 %and1830, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %442)
  %443 = icmp ult i32 %442, 1536
  br i1 %443, label %if.then1873, label %if.else1877

if.then1873:                                      ; preds = %if.else1871
  call void @__sanitizer_cov_trace_pc() #9
  %add1876 = add nuw nsw i32 %and1830, 67584
  br label %if.end1894

if.else1877:                                      ; preds = %if.else1871
  br i1 %439, label %if.else1877.if.end1894_crit_edge, label %if.else1883

if.else1877.if.end1894_crit_edge:                 ; preds = %if.else1877
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1894

if.else1883:                                      ; preds = %if.else1877
  call void @__sanitizer_cov_trace_pc() #9
  %add1888 = add nsw i32 %and1830, -98304
  %spec.select57 = select i1 %441, i32 %add1888, i32 %and1830
  br label %if.end1894

if.end1894:                                       ; preds = %if.else1883, %if.else1877.if.end1894_crit_edge, %if.then1873, %cond.false1812.if.end1894_crit_edge
  %internal_reg_offset1818.0 = phi i32 [ %add1876, %if.then1873 ], [ %spec.select57, %if.else1883 ], [ %436, %cond.false1812.if.end1894_crit_edge ], [ %438, %if.else1877.if.end1894_crit_edge ]
  %444 = shl i32 %internal_reg_offset1818.0, 14
  %shl1897 = and i32 %444, -65536
  %or1898 = or i32 %shl1897, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1817, i32 noundef %or1898, i32 noundef 0) #7
  br label %if.then1995

if.else1900:                                      ; preds = %if.else1644, %if.else1638.if.else1900_crit_edge, %if.then1634, %if.else1578.if.else1900_crit_edge
  %internal_reg_offset1579.0 = phi i32 [ %add1637, %if.then1634 ], [ %spec.select55, %if.else1644 ], [ %383, %if.else1578.if.else1900_crit_edge ], [ %385, %if.else1638.if.else1900_crit_edge ]
  %shr1657 = lshr i32 %internal_reg_offset1579.0, 2
  %445 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1662 = getelementptr i32, ptr %446, i32 1
  store ptr %incdec.ptr1662, ptr %dpg_sram_curr_addr, align 8
  %447 = ptrtoint ptr %446 to i32
  call void @__asan_store4_noabort(i32 %447)
  store i32 %shr1657, ptr %446, align 4
  %448 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1667 = getelementptr i32, ptr %448, i32 1
  store ptr %incdec.ptr1667, ptr %dpg_sram_curr_addr, align 8
  %449 = ptrtoint ptr %448 to i32
  call void @__asan_store4_noabort(i32 %449)
  store i32 67903552, ptr %448, align 4
  %450 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1910 = getelementptr i32, ptr %451, i32 1
  %452 = ptrtoint ptr %arrayidx1910 to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load i32, ptr %arrayidx1910, align 4
  %add1911 = shl i32 %453, 2
  %shl1912 = add i32 %add1911, 2880
  %and1913 = and i32 %shl1912, 1048572
  %454 = add nsw i32 %and1913, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %454)
  %455 = icmp ult i32 %454, 9728
  %456 = add nsw i32 %and1913, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %456)
  %457 = icmp ult i32 %456, 9728
  %458 = add nsw i32 %and1913, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %458)
  %459 = icmp ult i32 %458, 1536
  br i1 %455, label %if.else1900.if.else2222_crit_edge, label %if.else1954

if.else1900.if.else2222_crit_edge:                ; preds = %if.else1900
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2222

if.else1954:                                      ; preds = %if.else1900
  %460 = add nsw i32 %and1913, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %460)
  %461 = icmp ult i32 %460, 1536
  br i1 %461, label %if.then1956, label %if.else1960

if.then1956:                                      ; preds = %if.else1954
  call void @__sanitizer_cov_trace_pc() #9
  %add1959 = add nuw nsw i32 %and1913, 67584
  br label %if.else2222

if.else1960:                                      ; preds = %if.else1954
  br i1 %457, label %if.else1960.if.else2222_crit_edge, label %if.else1966

if.else1960.if.else2222_crit_edge:                ; preds = %if.else1960
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2222

if.else1966:                                      ; preds = %if.else1960
  call void @__sanitizer_cov_trace_pc() #9
  %add1971 = add nsw i32 %and1913, -98304
  %spec.select58 = select i1 %459, i32 %add1971, i32 %and1913
  br label %if.else2222

if.then1995:                                      ; preds = %if.end1894, %if.end1807
  %462 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load i32, ptr %virt, align 8
  %and1998 = and i32 %463, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1998)
  %tobool1999.not = icmp eq i32 %and1998, 0
  br i1 %tobool1999.not, label %if.then1995.cond.false2021_crit_edge, label %land.lhs.true2000

if.then1995.cond.false2021_crit_edge:             ; preds = %if.then1995
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

land.lhs.true2000:                                ; preds = %if.then1995
  %funcs2003 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %464 = ptrtoint ptr %funcs2003 to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %funcs2003, align 4
  %tobool2004.not = icmp eq ptr %465, null
  br i1 %tobool2004.not, label %land.lhs.true2000.cond.false2021_crit_edge, label %land.lhs.true2005

land.lhs.true2000.cond.false2021_crit_edge:       ; preds = %land.lhs.true2000
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

land.lhs.true2005:                                ; preds = %land.lhs.true2000
  %sriov_wreg2009 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %465, i32 0, i32 12
  %466 = ptrtoint ptr %sriov_wreg2009 to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load ptr, ptr %sriov_wreg2009, align 4
  %tobool2010.not = icmp eq ptr %467, null
  br i1 %tobool2010.not, label %land.lhs.true2005.cond.false2021_crit_edge, label %cond.true2011

land.lhs.true2005.cond.false2021_crit_edge:       ; preds = %land.lhs.true2005
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

cond.true2011:                                    ; preds = %land.lhs.true2005
  call void @__sanitizer_cov_trace_pc() #9
  %468 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2019 = getelementptr i32, ptr %469, i32 1
  %470 = ptrtoint ptr %arrayidx2019 to i32
  call void @__asan_load4_noabort(i32 %470)
  %471 = load i32, ptr %arrayidx2019, align 4
  %add2020 = add i32 %471, 18
  tail call void %467(ptr noundef %adev, i32 noundef %add2020, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2027

cond.false2021:                                   ; preds = %land.lhs.true2005.cond.false2021_crit_edge, %land.lhs.true2000.cond.false2021_crit_edge, %if.then1995.cond.false2021_crit_edge
  %472 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2025 = getelementptr i32, ptr %473, i32 1
  %474 = ptrtoint ptr %arrayidx2025 to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %arrayidx2025, align 4
  %add2026 = add i32 %475, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2026, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end2027

cond.end2027:                                     ; preds = %cond.false2021, %cond.true2011
  %476 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load i32, ptr %virt, align 8
  %and2030 = and i32 %477, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2030)
  %tobool2031.not = icmp eq i32 %and2030, 0
  br i1 %tobool2031.not, label %cond.end2027.cond.false2134_crit_edge, label %land.lhs.true2032

cond.end2027.cond.false2134_crit_edge:            ; preds = %cond.end2027
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

land.lhs.true2032:                                ; preds = %cond.end2027
  %funcs2035 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %478 = ptrtoint ptr %funcs2035 to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load ptr, ptr %funcs2035, align 4
  %tobool2036.not = icmp eq ptr %479, null
  br i1 %tobool2036.not, label %land.lhs.true2032.cond.false2134_crit_edge, label %land.lhs.true2037

land.lhs.true2032.cond.false2134_crit_edge:       ; preds = %land.lhs.true2032
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

land.lhs.true2037:                                ; preds = %land.lhs.true2032
  %sriov_wreg2041 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %479, i32 0, i32 12
  %480 = ptrtoint ptr %sriov_wreg2041 to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load ptr, ptr %sriov_wreg2041, align 4
  %tobool2042.not = icmp eq ptr %481, null
  br i1 %tobool2042.not, label %land.lhs.true2037.cond.false2134_crit_edge, label %cond.true2043

land.lhs.true2037.cond.false2134_crit_edge:       ; preds = %land.lhs.true2037
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

cond.true2043:                                    ; preds = %land.lhs.true2037
  %482 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2051 = getelementptr i32, ptr %483, i32 1
  %484 = ptrtoint ptr %arrayidx2051 to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load i32, ptr %arrayidx2051, align 4
  %add2052 = add i32 %485, 17
  %486 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2062 = getelementptr i32, ptr %487, i32 1
  %488 = ptrtoint ptr %arrayidx2062 to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %arrayidx2062, align 4
  %add2063 = shl i32 %489, 2
  %shl2064 = add i32 %add2063, 2888
  %and2065 = and i32 %shl2064, 1048572
  %490 = add nsw i32 %and2065, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %490)
  %491 = icmp ult i32 %490, 9728
  %492 = add nsw i32 %and2065, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %492)
  %493 = icmp ult i32 %492, 9728
  %494 = add nsw i32 %and2065, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %494)
  %495 = icmp ult i32 %494, 1536
  br i1 %491, label %cond.true2043.if.end2129_crit_edge, label %if.else2106

cond.true2043.if.end2129_crit_edge:               ; preds = %cond.true2043
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2129

if.else2106:                                      ; preds = %cond.true2043
  %496 = add nsw i32 %and2065, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %496)
  %497 = icmp ult i32 %496, 1536
  br i1 %497, label %if.then2108, label %if.else2112

if.then2108:                                      ; preds = %if.else2106
  call void @__sanitizer_cov_trace_pc() #9
  %add2111 = add nuw nsw i32 %and2065, 67584
  br label %if.end2129

if.else2112:                                      ; preds = %if.else2106
  br i1 %493, label %if.else2112.if.end2129_crit_edge, label %if.else2118

if.else2112.if.end2129_crit_edge:                 ; preds = %if.else2112
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2129

if.else2118:                                      ; preds = %if.else2112
  call void @__sanitizer_cov_trace_pc() #9
  %add2123 = add nsw i32 %and2065, -98304
  %spec.select59 = select i1 %495, i32 %add2123, i32 %and2065
  br label %if.end2129

if.end2129:                                       ; preds = %if.else2118, %if.else2112.if.end2129_crit_edge, %if.then2108, %cond.true2043.if.end2129_crit_edge
  %internal_reg_offset2053.0 = phi i32 [ %add2111, %if.then2108 ], [ %spec.select59, %if.else2118 ], [ %490, %cond.true2043.if.end2129_crit_edge ], [ %492, %if.else2112.if.end2129_crit_edge ]
  %498 = shl i32 %internal_reg_offset2053.0, 14
  %shl2132 = and i32 %498, -65536
  %or2133 = or i32 %shl2132, 1
  tail call void %481(ptr noundef %adev, i32 noundef %add2052, i32 noundef %or2133, i32 noundef 0, i32 noundef 16) #7
  br label %do.end2314

cond.false2134:                                   ; preds = %land.lhs.true2037.cond.false2134_crit_edge, %land.lhs.true2032.cond.false2134_crit_edge, %cond.end2027.cond.false2134_crit_edge
  %499 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %499)
  %500 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2138 = getelementptr i32, ptr %500, i32 1
  %501 = ptrtoint ptr %arrayidx2138 to i32
  call void @__asan_load4_noabort(i32 %501)
  %502 = load i32, ptr %arrayidx2138, align 4
  %add2139 = add i32 %502, 17
  %503 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %503)
  %504 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2149 = getelementptr i32, ptr %504, i32 1
  %505 = ptrtoint ptr %arrayidx2149 to i32
  call void @__asan_load4_noabort(i32 %505)
  %506 = load i32, ptr %arrayidx2149, align 4
  %add2150 = shl i32 %506, 2
  %shl2151 = add i32 %add2150, 2888
  %and2152 = and i32 %shl2151, 1048572
  %507 = add nsw i32 %and2152, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %507)
  %508 = icmp ult i32 %507, 9728
  %509 = add nsw i32 %and2152, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %509)
  %510 = icmp ult i32 %509, 9728
  %511 = add nsw i32 %and2152, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %511)
  %512 = icmp ult i32 %511, 1536
  br i1 %508, label %cond.false2134.if.end2216_crit_edge, label %if.else2193

cond.false2134.if.end2216_crit_edge:              ; preds = %cond.false2134
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2216

if.else2193:                                      ; preds = %cond.false2134
  %513 = add nsw i32 %and2152, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %513)
  %514 = icmp ult i32 %513, 1536
  br i1 %514, label %if.then2195, label %if.else2199

if.then2195:                                      ; preds = %if.else2193
  call void @__sanitizer_cov_trace_pc() #9
  %add2198 = add nuw nsw i32 %and2152, 67584
  br label %if.end2216

if.else2199:                                      ; preds = %if.else2193
  br i1 %510, label %if.else2199.if.end2216_crit_edge, label %if.else2205

if.else2199.if.end2216_crit_edge:                 ; preds = %if.else2199
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2216

if.else2205:                                      ; preds = %if.else2199
  call void @__sanitizer_cov_trace_pc() #9
  %add2210 = add nsw i32 %and2152, -98304
  %spec.select60 = select i1 %512, i32 %add2210, i32 %and2152
  br label %if.end2216

if.end2216:                                       ; preds = %if.else2205, %if.else2199.if.end2216_crit_edge, %if.then2195, %cond.false2134.if.end2216_crit_edge
  %internal_reg_offset2140.0 = phi i32 [ %add2198, %if.then2195 ], [ %spec.select60, %if.else2205 ], [ %507, %cond.false2134.if.end2216_crit_edge ], [ %509, %if.else2199.if.end2216_crit_edge ]
  %515 = shl i32 %internal_reg_offset2140.0, 14
  %shl2219 = and i32 %515, -65536
  %or2220 = or i32 %shl2219, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2139, i32 noundef %or2220, i32 noundef 0) #7
  br label %do.end2314

if.else2222:                                      ; preds = %if.else1966, %if.else1960.if.else2222_crit_edge, %if.then1956, %if.else1900.if.else2222_crit_edge
  %internal_reg_offset1901.0 = phi i32 [ %add1959, %if.then1956 ], [ %spec.select58, %if.else1966 ], [ %454, %if.else1900.if.else2222_crit_edge ], [ %456, %if.else1960.if.else2222_crit_edge ]
  %shr1979 = lshr i32 %internal_reg_offset1901.0, 2
  %516 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1984 = getelementptr i32, ptr %517, i32 1
  store ptr %incdec.ptr1984, ptr %dpg_sram_curr_addr, align 8
  %518 = ptrtoint ptr %517 to i32
  call void @__asan_store4_noabort(i32 %518)
  store i32 %shr1979, ptr %517, align 4
  %519 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1989 = getelementptr i32, ptr %519, i32 1
  store ptr %incdec.ptr1989, ptr %dpg_sram_curr_addr, align 8
  %520 = ptrtoint ptr %519 to i32
  call void @__asan_store4_noabort(i32 %520)
  store i32 67903552, ptr %519, align 4
  %521 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %521)
  %522 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2232 = getelementptr i32, ptr %522, i32 1
  %523 = ptrtoint ptr %arrayidx2232 to i32
  call void @__asan_load4_noabort(i32 %523)
  %524 = load i32, ptr %arrayidx2232, align 4
  %add2233 = shl i32 %524, 2
  %shl2234 = add i32 %add2233, 2888
  %and2235 = and i32 %shl2234, 1048572
  %525 = add nsw i32 %and2235, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %525)
  %526 = icmp ult i32 %525, 9728
  %527 = add nsw i32 %and2235, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %527)
  %528 = icmp ult i32 %527, 9728
  %529 = add nsw i32 %and2235, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %529)
  %530 = icmp ult i32 %529, 1536
  br i1 %526, label %if.else2222.if.end2299_crit_edge, label %if.else2276

if.else2222.if.end2299_crit_edge:                 ; preds = %if.else2222
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2299

if.else2276:                                      ; preds = %if.else2222
  %531 = add nsw i32 %and2235, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %531)
  %532 = icmp ult i32 %531, 1536
  br i1 %532, label %if.then2278, label %if.else2282

if.then2278:                                      ; preds = %if.else2276
  call void @__sanitizer_cov_trace_pc() #9
  %add2281 = add nuw nsw i32 %and2235, 67584
  br label %if.end2299

if.else2282:                                      ; preds = %if.else2276
  br i1 %528, label %if.else2282.if.end2299_crit_edge, label %if.else2288

if.else2282.if.end2299_crit_edge:                 ; preds = %if.else2282
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2299

if.else2288:                                      ; preds = %if.else2282
  call void @__sanitizer_cov_trace_pc() #9
  %add2293 = add nsw i32 %and2235, -98304
  %spec.select61 = select i1 %530, i32 %add2293, i32 %and2235
  br label %if.end2299

if.end2299:                                       ; preds = %if.else2288, %if.else2282.if.end2299_crit_edge, %if.then2278, %if.else2222.if.end2299_crit_edge
  %internal_reg_offset2223.0 = phi i32 [ %add2281, %if.then2278 ], [ %spec.select61, %if.else2288 ], [ %525, %if.else2222.if.end2299_crit_edge ], [ %527, %if.else2282.if.end2299_crit_edge ]
  %shr2301 = lshr i32 %internal_reg_offset2223.0, 2
  %533 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2306 = getelementptr i32, ptr %534, i32 1
  store ptr %incdec.ptr2306, ptr %dpg_sram_curr_addr, align 8
  %535 = ptrtoint ptr %534 to i32
  call void @__asan_store4_noabort(i32 %535)
  store i32 %shr2301, ptr %534, align 4
  %536 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2311 = getelementptr i32, ptr %536, i32 1
  store ptr %incdec.ptr2311, ptr %dpg_sram_curr_addr, align 8
  %537 = ptrtoint ptr %536 to i32
  call void @__asan_store4_noabort(i32 %537)
  store i32 136, ptr %536, align 4
  br label %do.end2314

do.end2314:                                       ; preds = %if.end2299, %if.end2216, %if.end2129
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 2
  %538 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load ptr, ptr %fw.i, align 8
  %540 = ptrtoint ptr %539 to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %539, align 4
  %add2.i = add i32 %541, 4099
  %and.i = and i32 %add2.i, -4096
  %firmware.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 1
  %542 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %543)
  %cmp.i = icmp eq i32 %543, 2
  br i1 %cmp.i, label %if.then.i, label %do.body1789.i

if.then.i:                                        ; preds = %do.end2314
  br i1 %indirect, label %if.else1106.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.then.i
  %544 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %virt, align 8
  %and6.i = and i32 %545, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i)
  %tobool7.not.i = icmp eq i32 %and6.i, 0
  br i1 %tobool7.not.i, label %if.then5.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.then5.i.cond.false.i_crit_edge:                ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.then5.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %546 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load ptr, ptr %funcs.i, align 4
  %tobool8.not.i = icmp eq ptr %547, null
  br i1 %tobool8.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true9.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true9.i:                                 ; preds = %land.lhs.true.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %547, i32 0, i32 12
  %548 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool13.not.i = icmp eq ptr %549, null
  br i1 %tobool13.not.i, label %land.lhs.true9.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true9.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  %550 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %arrayidx2, align 4
  %arrayidx19.i = getelementptr i32, ptr %551, i32 1
  %552 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load i32, ptr %arrayidx19.i, align 4
  %add20.i = add i32 %553, 18
  %add22.i = add i32 %inst_idx, 28
  %tmr_mc_addr_lo.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add22.i, i32 5
  %554 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  tail call void %549(ptr noundef %adev, i32 noundef %add20.i, i32 noundef %555, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true9.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.then5.i.cond.false.i_crit_edge
  %556 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load ptr, ptr %arrayidx2, align 4
  %arrayidx27.i = getelementptr i32, ptr %557, i32 1
  %558 = ptrtoint ptr %arrayidx27.i to i32
  call void @__asan_load4_noabort(i32 %558)
  %559 = load i32, ptr %arrayidx27.i, align 4
  %add28.i = add i32 %559, 18
  %add31.i = add i32 %inst_idx, 28
  %tmr_mc_addr_lo33.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add31.i, i32 5
  %560 = ptrtoint ptr %tmr_mc_addr_lo33.i to i32
  call void @__asan_load4_noabort(i32 %560)
  %561 = load i32, ptr %tmr_mc_addr_lo33.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add28.i, i32 noundef %561, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %562 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load i32, ptr %virt, align 8
  %and36.i = and i32 %563, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36.i)
  %tobool37.not.i = icmp eq i32 %and36.i, 0
  br i1 %tobool37.not.i, label %cond.end.i.cond.false117.i_crit_edge, label %land.lhs.true38.i

cond.end.i.cond.false117.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true38.i:                                ; preds = %cond.end.i
  %funcs41.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %564 = ptrtoint ptr %funcs41.i to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load ptr, ptr %funcs41.i, align 4
  %tobool42.not.i = icmp eq ptr %565, null
  br i1 %tobool42.not.i, label %land.lhs.true38.i.cond.false117.i_crit_edge, label %land.lhs.true43.i

land.lhs.true38.i.cond.false117.i_crit_edge:      ; preds = %land.lhs.true38.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true43.i:                                ; preds = %land.lhs.true38.i
  %sriov_wreg47.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %565, i32 0, i32 12
  %566 = ptrtoint ptr %sriov_wreg47.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load ptr, ptr %sriov_wreg47.i, align 4
  %tobool48.not.i = icmp eq ptr %567, null
  br i1 %tobool48.not.i, label %land.lhs.true43.i.cond.false117.i_crit_edge, label %cond.true49.i

land.lhs.true43.i.cond.false117.i_crit_edge:      ; preds = %land.lhs.true43.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

cond.true49.i:                                    ; preds = %land.lhs.true43.i
  %568 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load ptr, ptr %arrayidx2, align 4
  %arrayidx57.i = getelementptr i32, ptr %569, i32 1
  %570 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load i32, ptr %arrayidx57.i, align 4
  %add58.i = add i32 %571, 17
  %572 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load ptr, ptr %arrayidx1, align 8
  %arrayidx62.i = getelementptr i32, ptr %573, i32 1
  %574 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load i32, ptr %arrayidx62.i, align 4
  %add63.i = shl i32 %575, 2
  %shl.i = add i32 %add63.i, 4336
  %and64.i = and i32 %shl.i, 1048572
  %576 = add nsw i32 %and64.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %576)
  %577 = icmp ult i32 %576, 9728
  %578 = add nsw i32 %and64.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %578)
  %579 = icmp ult i32 %578, 9728
  %580 = add nsw i32 %and64.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %580)
  %581 = icmp ult i32 %580, 1536
  br i1 %577, label %cond.true49.i.if.end115.i_crit_edge, label %if.else.i

cond.true49.i.if.end115.i_crit_edge:              ; preds = %cond.true49.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115.i

if.else.i:                                        ; preds = %cond.true49.i
  %582 = add nsw i32 %and64.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %582)
  %583 = icmp ult i32 %582, 1536
  br i1 %583, label %if.then95.i, label %if.else99.i

if.then95.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #9
  %add98.i = add nuw nsw i32 %and64.i, 67584
  br label %if.end115.i

if.else99.i:                                      ; preds = %if.else.i
  br i1 %579, label %if.else99.i.if.end115.i_crit_edge, label %if.else105.i

if.else99.i.if.end115.i_crit_edge:                ; preds = %if.else99.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115.i

if.else105.i:                                     ; preds = %if.else99.i
  call void @__sanitizer_cov_trace_pc() #9
  %add110.i = add nsw i32 %and64.i, -98304
  %spec.select10800.i = select i1 %581, i32 %add110.i, i32 %and64.i
  br label %if.end115.i

if.end115.i:                                      ; preds = %if.else105.i, %if.else99.i.if.end115.i_crit_edge, %if.then95.i, %cond.true49.i.if.end115.i_crit_edge
  %internal_reg_offset.0.i = phi i32 [ %add98.i, %if.then95.i ], [ %spec.select10800.i, %if.else105.i ], [ %576, %cond.true49.i.if.end115.i_crit_edge ], [ %578, %if.else99.i.if.end115.i_crit_edge ]
  %584 = shl i32 %internal_reg_offset.0.i, 14
  %shl116.i = and i32 %584, -65536
  %or.i = or i32 %shl116.i, 1
  tail call void %567(ptr noundef %adev, i32 noundef %add58.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then284.i

cond.false117.i:                                  ; preds = %land.lhs.true43.i.cond.false117.i_crit_edge, %land.lhs.true38.i.cond.false117.i_crit_edge, %cond.end.i.cond.false117.i_crit_edge
  %585 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %585)
  %586 = load ptr, ptr %arrayidx2, align 4
  %arrayidx121.i = getelementptr i32, ptr %586, i32 1
  %587 = ptrtoint ptr %arrayidx121.i to i32
  call void @__asan_load4_noabort(i32 %587)
  %588 = load i32, ptr %arrayidx121.i, align 4
  %add122.i = add i32 %588, 17
  %589 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %589)
  %590 = load ptr, ptr %arrayidx1, align 8
  %arrayidx132.i = getelementptr i32, ptr %590, i32 1
  %591 = ptrtoint ptr %arrayidx132.i to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load i32, ptr %arrayidx132.i, align 4
  %add133.i = shl i32 %592, 2
  %shl134.i = add i32 %add133.i, 4336
  %and135.i = and i32 %shl134.i, 1048572
  %593 = add nsw i32 %and135.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %593)
  %594 = icmp ult i32 %593, 9728
  %595 = add nsw i32 %and135.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %595)
  %596 = icmp ult i32 %595, 9728
  %597 = add nsw i32 %and135.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %597)
  %598 = icmp ult i32 %597, 1536
  br i1 %594, label %cond.false117.i.if.end191.i_crit_edge, label %if.else168.i

cond.false117.i.if.end191.i_crit_edge:            ; preds = %cond.false117.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end191.i

if.else168.i:                                     ; preds = %cond.false117.i
  %599 = add nsw i32 %and135.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %599)
  %600 = icmp ult i32 %599, 1536
  br i1 %600, label %if.then170.i, label %if.else174.i

if.then170.i:                                     ; preds = %if.else168.i
  call void @__sanitizer_cov_trace_pc() #9
  %add173.i = add nuw nsw i32 %and135.i, 67584
  br label %if.end191.i

if.else174.i:                                     ; preds = %if.else168.i
  br i1 %596, label %if.else174.i.if.end191.i_crit_edge, label %if.else180.i

if.else174.i.if.end191.i_crit_edge:               ; preds = %if.else174.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end191.i

if.else180.i:                                     ; preds = %if.else174.i
  call void @__sanitizer_cov_trace_pc() #9
  %add185.i = add nsw i32 %and135.i, -98304
  %spec.select10801.i = select i1 %598, i32 %add185.i, i32 %and135.i
  br label %if.end191.i

if.end191.i:                                      ; preds = %if.else180.i, %if.else174.i.if.end191.i_crit_edge, %if.then170.i, %cond.false117.i.if.end191.i_crit_edge
  %internal_reg_offset123.0.i = phi i32 [ %add173.i, %if.then170.i ], [ %spec.select10801.i, %if.else180.i ], [ %593, %cond.false117.i.if.end191.i_crit_edge ], [ %595, %if.else174.i.if.end191.i_crit_edge ]
  %601 = shl i32 %internal_reg_offset123.0.i, 14
  %shl194.i = and i32 %601, -65536
  %or195.i = or i32 %shl194.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add122.i, i32 noundef %or195.i, i32 noundef 0) #7
  br label %if.then284.i

if.then284.i:                                     ; preds = %if.end191.i, %if.end115.i
  %602 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load i32, ptr %virt, align 8
  %and287.i = and i32 %603, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and287.i)
  %tobool288.not.i = icmp eq i32 %and287.i, 0
  br i1 %tobool288.not.i, label %if.then284.i.cond.false314.i_crit_edge, label %land.lhs.true289.i

if.then284.i.cond.false314.i_crit_edge:           ; preds = %if.then284.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

land.lhs.true289.i:                               ; preds = %if.then284.i
  %funcs292.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %604 = ptrtoint ptr %funcs292.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %funcs292.i, align 4
  %tobool293.not.i = icmp eq ptr %605, null
  br i1 %tobool293.not.i, label %land.lhs.true289.i.cond.false314.i_crit_edge, label %land.lhs.true294.i

land.lhs.true289.i.cond.false314.i_crit_edge:     ; preds = %land.lhs.true289.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

land.lhs.true294.i:                               ; preds = %land.lhs.true289.i
  %sriov_wreg298.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %605, i32 0, i32 12
  %606 = ptrtoint ptr %sriov_wreg298.i to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load ptr, ptr %sriov_wreg298.i, align 4
  %tobool299.not.i = icmp eq ptr %607, null
  br i1 %tobool299.not.i, label %land.lhs.true294.i.cond.false314.i_crit_edge, label %cond.true300.i

land.lhs.true294.i.cond.false314.i_crit_edge:     ; preds = %land.lhs.true294.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

cond.true300.i:                                   ; preds = %land.lhs.true294.i
  call void @__sanitizer_cov_trace_pc() #9
  %608 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load ptr, ptr %arrayidx2, align 4
  %arrayidx308.i = getelementptr i32, ptr %609, i32 1
  %610 = ptrtoint ptr %arrayidx308.i to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load i32, ptr %arrayidx308.i, align 4
  %add309.i = add i32 %611, 18
  %add312.i = add i32 %inst_idx, 28
  %tmr_mc_addr_hi.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add312.i, i32 6
  %612 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %612)
  %613 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  tail call void %607(ptr noundef %adev, i32 noundef %add309.i, i32 noundef %613, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end325.i

cond.false314.i:                                  ; preds = %land.lhs.true294.i.cond.false314.i_crit_edge, %land.lhs.true289.i.cond.false314.i_crit_edge, %if.then284.i.cond.false314.i_crit_edge
  %614 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load ptr, ptr %arrayidx2, align 4
  %arrayidx318.i = getelementptr i32, ptr %615, i32 1
  %616 = ptrtoint ptr %arrayidx318.i to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %arrayidx318.i, align 4
  %add319.i = add i32 %617, 18
  %add322.i = add i32 %inst_idx, 28
  %tmr_mc_addr_hi324.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add322.i, i32 6
  %618 = ptrtoint ptr %tmr_mc_addr_hi324.i to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load i32, ptr %tmr_mc_addr_hi324.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add319.i, i32 noundef %619, i32 noundef 0) #7
  br label %cond.end325.i

cond.end325.i:                                    ; preds = %cond.false314.i, %cond.true300.i
  %620 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %virt, align 8
  %and328.i = and i32 %621, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and328.i)
  %tobool329.not.i = icmp eq i32 %and328.i, 0
  br i1 %tobool329.not.i, label %cond.end325.i.cond.false424.i_crit_edge, label %land.lhs.true330.i

cond.end325.i.cond.false424.i_crit_edge:          ; preds = %cond.end325.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

land.lhs.true330.i:                               ; preds = %cond.end325.i
  %funcs333.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %622 = ptrtoint ptr %funcs333.i to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load ptr, ptr %funcs333.i, align 4
  %tobool334.not.i = icmp eq ptr %623, null
  br i1 %tobool334.not.i, label %land.lhs.true330.i.cond.false424.i_crit_edge, label %land.lhs.true335.i

land.lhs.true330.i.cond.false424.i_crit_edge:     ; preds = %land.lhs.true330.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

land.lhs.true335.i:                               ; preds = %land.lhs.true330.i
  %sriov_wreg339.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %623, i32 0, i32 12
  %624 = ptrtoint ptr %sriov_wreg339.i to i32
  call void @__asan_load4_noabort(i32 %624)
  %625 = load ptr, ptr %sriov_wreg339.i, align 4
  %tobool340.not.i = icmp eq ptr %625, null
  br i1 %tobool340.not.i, label %land.lhs.true335.i.cond.false424.i_crit_edge, label %cond.true341.i

land.lhs.true335.i.cond.false424.i_crit_edge:     ; preds = %land.lhs.true335.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

cond.true341.i:                                   ; preds = %land.lhs.true335.i
  %626 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load ptr, ptr %arrayidx2, align 4
  %arrayidx349.i = getelementptr i32, ptr %627, i32 1
  %628 = ptrtoint ptr %arrayidx349.i to i32
  call void @__asan_load4_noabort(i32 %628)
  %629 = load i32, ptr %arrayidx349.i, align 4
  %add350.i = add i32 %629, 17
  %630 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load ptr, ptr %arrayidx1, align 8
  %arrayidx360.i = getelementptr i32, ptr %631, i32 1
  %632 = ptrtoint ptr %arrayidx360.i to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load i32, ptr %arrayidx360.i, align 4
  %add361.i = shl i32 %633, 2
  %shl362.i = add i32 %add361.i, 4340
  %and363.i = and i32 %shl362.i, 1048572
  %634 = add nsw i32 %and363.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %634)
  %635 = icmp ult i32 %634, 9728
  %636 = add nsw i32 %and363.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %636)
  %637 = icmp ult i32 %636, 9728
  %638 = add nsw i32 %and363.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %638)
  %639 = icmp ult i32 %638, 1536
  br i1 %635, label %cond.true341.i.if.end419.i_crit_edge, label %if.else396.i

cond.true341.i.if.end419.i_crit_edge:             ; preds = %cond.true341.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end419.i

if.else396.i:                                     ; preds = %cond.true341.i
  %640 = add nsw i32 %and363.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %640)
  %641 = icmp ult i32 %640, 1536
  br i1 %641, label %if.then398.i, label %if.else402.i

if.then398.i:                                     ; preds = %if.else396.i
  call void @__sanitizer_cov_trace_pc() #9
  %add401.i = add nuw nsw i32 %and363.i, 67584
  br label %if.end419.i

if.else402.i:                                     ; preds = %if.else396.i
  br i1 %637, label %if.else402.i.if.end419.i_crit_edge, label %if.else408.i

if.else402.i.if.end419.i_crit_edge:               ; preds = %if.else402.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end419.i

if.else408.i:                                     ; preds = %if.else402.i
  call void @__sanitizer_cov_trace_pc() #9
  %add413.i = add nsw i32 %and363.i, -98304
  %spec.select10802.i = select i1 %639, i32 %add413.i, i32 %and363.i
  br label %if.end419.i

if.end419.i:                                      ; preds = %if.else408.i, %if.else402.i.if.end419.i_crit_edge, %if.then398.i, %cond.true341.i.if.end419.i_crit_edge
  %internal_reg_offset351.0.i = phi i32 [ %add401.i, %if.then398.i ], [ %spec.select10802.i, %if.else408.i ], [ %634, %cond.true341.i.if.end419.i_crit_edge ], [ %636, %if.else402.i.if.end419.i_crit_edge ]
  %642 = shl i32 %internal_reg_offset351.0.i, 14
  %shl422.i = and i32 %642, -65536
  %or423.i = or i32 %shl422.i, 1
  tail call void %625(ptr noundef %adev, i32 noundef %add350.i, i32 noundef %or423.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then596.i

cond.false424.i:                                  ; preds = %land.lhs.true335.i.cond.false424.i_crit_edge, %land.lhs.true330.i.cond.false424.i_crit_edge, %cond.end325.i.cond.false424.i_crit_edge
  %643 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load ptr, ptr %arrayidx2, align 4
  %arrayidx428.i = getelementptr i32, ptr %644, i32 1
  %645 = ptrtoint ptr %arrayidx428.i to i32
  call void @__asan_load4_noabort(i32 %645)
  %646 = load i32, ptr %arrayidx428.i, align 4
  %add429.i = add i32 %646, 17
  %647 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %647)
  %648 = load ptr, ptr %arrayidx1, align 8
  %arrayidx439.i = getelementptr i32, ptr %648, i32 1
  %649 = ptrtoint ptr %arrayidx439.i to i32
  call void @__asan_load4_noabort(i32 %649)
  %650 = load i32, ptr %arrayidx439.i, align 4
  %add440.i = shl i32 %650, 2
  %shl441.i = add i32 %add440.i, 4340
  %and442.i = and i32 %shl441.i, 1048572
  %651 = add nsw i32 %and442.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %651)
  %652 = icmp ult i32 %651, 9728
  %653 = add nsw i32 %and442.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %653)
  %654 = icmp ult i32 %653, 9728
  %655 = add nsw i32 %and442.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %655)
  %656 = icmp ult i32 %655, 1536
  br i1 %652, label %cond.false424.i.if.end498.i_crit_edge, label %if.else475.i

cond.false424.i.if.end498.i_crit_edge:            ; preds = %cond.false424.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end498.i

if.else475.i:                                     ; preds = %cond.false424.i
  %657 = add nsw i32 %and442.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %657)
  %658 = icmp ult i32 %657, 1536
  br i1 %658, label %if.then477.i, label %if.else481.i

if.then477.i:                                     ; preds = %if.else475.i
  call void @__sanitizer_cov_trace_pc() #9
  %add480.i = add nuw nsw i32 %and442.i, 67584
  br label %if.end498.i

if.else481.i:                                     ; preds = %if.else475.i
  br i1 %654, label %if.else481.i.if.end498.i_crit_edge, label %if.else487.i

if.else481.i.if.end498.i_crit_edge:               ; preds = %if.else481.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end498.i

if.else487.i:                                     ; preds = %if.else481.i
  call void @__sanitizer_cov_trace_pc() #9
  %add492.i = add nsw i32 %and442.i, -98304
  %spec.select10803.i = select i1 %656, i32 %add492.i, i32 %and442.i
  br label %if.end498.i

if.end498.i:                                      ; preds = %if.else487.i, %if.else481.i.if.end498.i_crit_edge, %if.then477.i, %cond.false424.i.if.end498.i_crit_edge
  %internal_reg_offset430.0.i = phi i32 [ %add480.i, %if.then477.i ], [ %spec.select10803.i, %if.else487.i ], [ %651, %cond.false424.i.if.end498.i_crit_edge ], [ %653, %if.else481.i.if.end498.i_crit_edge ]
  %659 = shl i32 %internal_reg_offset430.0.i, 14
  %shl501.i = and i32 %659, -65536
  %or502.i = or i32 %shl501.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add429.i, i32 noundef %or502.i, i32 noundef 0) #7
  br label %if.then596.i

if.then596.i:                                     ; preds = %if.end498.i, %if.end419.i
  %660 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load i32, ptr %virt, align 8
  %and599.i = and i32 %661, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and599.i)
  %tobool600.not.i = icmp eq i32 %and599.i, 0
  br i1 %tobool600.not.i, label %if.then596.i.cond.false622.i_crit_edge, label %land.lhs.true601.i

if.then596.i.cond.false622.i_crit_edge:           ; preds = %if.then596.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

land.lhs.true601.i:                               ; preds = %if.then596.i
  %funcs604.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %662 = ptrtoint ptr %funcs604.i to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load ptr, ptr %funcs604.i, align 4
  %tobool605.not.i = icmp eq ptr %663, null
  br i1 %tobool605.not.i, label %land.lhs.true601.i.cond.false622.i_crit_edge, label %land.lhs.true606.i

land.lhs.true601.i.cond.false622.i_crit_edge:     ; preds = %land.lhs.true601.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

land.lhs.true606.i:                               ; preds = %land.lhs.true601.i
  %sriov_wreg610.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %663, i32 0, i32 12
  %664 = ptrtoint ptr %sriov_wreg610.i to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load ptr, ptr %sriov_wreg610.i, align 4
  %tobool611.not.i = icmp eq ptr %665, null
  br i1 %tobool611.not.i, label %land.lhs.true606.i.cond.false622.i_crit_edge, label %cond.true612.i

land.lhs.true606.i.cond.false622.i_crit_edge:     ; preds = %land.lhs.true606.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

cond.true612.i:                                   ; preds = %land.lhs.true606.i
  call void @__sanitizer_cov_trace_pc() #9
  %666 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load ptr, ptr %arrayidx2, align 4
  %arrayidx620.i = getelementptr i32, ptr %667, i32 1
  %668 = ptrtoint ptr %arrayidx620.i to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load i32, ptr %arrayidx620.i, align 4
  %add621.i = add i32 %669, 18
  tail call void %665(ptr noundef %adev, i32 noundef %add621.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end628.i

cond.false622.i:                                  ; preds = %land.lhs.true606.i.cond.false622.i_crit_edge, %land.lhs.true601.i.cond.false622.i_crit_edge, %if.then596.i.cond.false622.i_crit_edge
  %670 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %arrayidx2, align 4
  %arrayidx626.i = getelementptr i32, ptr %671, i32 1
  %672 = ptrtoint ptr %arrayidx626.i to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load i32, ptr %arrayidx626.i, align 4
  %add627.i = add i32 %673, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add627.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end628.i

cond.end628.i:                                    ; preds = %cond.false622.i, %cond.true612.i
  %674 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %674)
  %675 = load i32, ptr %virt, align 8
  %and631.i = and i32 %675, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and631.i)
  %tobool632.not.i = icmp eq i32 %and631.i, 0
  br i1 %tobool632.not.i, label %cond.end628.i.cond.false727.i_crit_edge, label %land.lhs.true633.i

cond.end628.i.cond.false727.i_crit_edge:          ; preds = %cond.end628.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

land.lhs.true633.i:                               ; preds = %cond.end628.i
  %funcs636.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %676 = ptrtoint ptr %funcs636.i to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load ptr, ptr %funcs636.i, align 4
  %tobool637.not.i = icmp eq ptr %677, null
  br i1 %tobool637.not.i, label %land.lhs.true633.i.cond.false727.i_crit_edge, label %land.lhs.true638.i

land.lhs.true633.i.cond.false727.i_crit_edge:     ; preds = %land.lhs.true633.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

land.lhs.true638.i:                               ; preds = %land.lhs.true633.i
  %sriov_wreg642.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %677, i32 0, i32 12
  %678 = ptrtoint ptr %sriov_wreg642.i to i32
  call void @__asan_load4_noabort(i32 %678)
  %679 = load ptr, ptr %sriov_wreg642.i, align 4
  %tobool643.not.i = icmp eq ptr %679, null
  br i1 %tobool643.not.i, label %land.lhs.true638.i.cond.false727.i_crit_edge, label %cond.true644.i

land.lhs.true638.i.cond.false727.i_crit_edge:     ; preds = %land.lhs.true638.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

cond.true644.i:                                   ; preds = %land.lhs.true638.i
  %680 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %arrayidx2, align 4
  %arrayidx652.i = getelementptr i32, ptr %681, i32 1
  %682 = ptrtoint ptr %arrayidx652.i to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load i32, ptr %arrayidx652.i, align 4
  %add653.i = add i32 %683, 17
  %684 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %684)
  %685 = load ptr, ptr %arrayidx1, align 8
  %arrayidx663.i = getelementptr i32, ptr %685, i32 1
  %686 = ptrtoint ptr %arrayidx663.i to i32
  call void @__asan_load4_noabort(i32 %686)
  %687 = load i32, ptr %arrayidx663.i, align 4
  %add664.i = shl i32 %687, 2
  %shl665.i = add i32 %add664.i, 1280
  %and666.i = and i32 %shl665.i, 1048572
  %688 = add nsw i32 %and666.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %688)
  %689 = icmp ult i32 %688, 9728
  %690 = add nsw i32 %and666.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %690)
  %691 = icmp ult i32 %690, 9728
  %692 = add nsw i32 %and666.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %692)
  %693 = icmp ult i32 %692, 1536
  br i1 %689, label %cond.true644.i.if.end722.i_crit_edge, label %if.else699.i

cond.true644.i.if.end722.i_crit_edge:             ; preds = %cond.true644.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end722.i

if.else699.i:                                     ; preds = %cond.true644.i
  %694 = add nsw i32 %and666.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %694)
  %695 = icmp ult i32 %694, 1536
  br i1 %695, label %if.then701.i, label %if.else705.i

if.then701.i:                                     ; preds = %if.else699.i
  call void @__sanitizer_cov_trace_pc() #9
  %add704.i = add nuw nsw i32 %and666.i, 67584
  br label %if.end722.i

if.else705.i:                                     ; preds = %if.else699.i
  br i1 %691, label %if.else705.i.if.end722.i_crit_edge, label %if.else711.i

if.else705.i.if.end722.i_crit_edge:               ; preds = %if.else705.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end722.i

if.else711.i:                                     ; preds = %if.else705.i
  call void @__sanitizer_cov_trace_pc() #9
  %add716.i = add nsw i32 %and666.i, -98304
  %spec.select10804.i = select i1 %693, i32 %add716.i, i32 %and666.i
  br label %if.end722.i

if.end722.i:                                      ; preds = %if.else711.i, %if.else705.i.if.end722.i_crit_edge, %if.then701.i, %cond.true644.i.if.end722.i_crit_edge
  %internal_reg_offset654.0.i = phi i32 [ %add704.i, %if.then701.i ], [ %spec.select10804.i, %if.else711.i ], [ %688, %cond.true644.i.if.end722.i_crit_edge ], [ %690, %if.else705.i.if.end722.i_crit_edge ]
  %696 = shl i32 %internal_reg_offset654.0.i, 14
  %shl725.i = and i32 %696, -65536
  %or726.i = or i32 %shl725.i, 1
  tail call void %679(ptr noundef %adev, i32 noundef %add653.i, i32 noundef %or726.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2797.i

cond.false727.i:                                  ; preds = %land.lhs.true638.i.cond.false727.i_crit_edge, %land.lhs.true633.i.cond.false727.i_crit_edge, %cond.end628.i.cond.false727.i_crit_edge
  %697 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load ptr, ptr %arrayidx2, align 4
  %arrayidx731.i = getelementptr i32, ptr %698, i32 1
  %699 = ptrtoint ptr %arrayidx731.i to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load i32, ptr %arrayidx731.i, align 4
  %add732.i = add i32 %700, 17
  %701 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %701)
  %702 = load ptr, ptr %arrayidx1, align 8
  %arrayidx742.i = getelementptr i32, ptr %702, i32 1
  %703 = ptrtoint ptr %arrayidx742.i to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load i32, ptr %arrayidx742.i, align 4
  %add743.i = shl i32 %704, 2
  %shl744.i = add i32 %add743.i, 1280
  %and745.i = and i32 %shl744.i, 1048572
  %705 = add nsw i32 %and745.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %705)
  %706 = icmp ult i32 %705, 9728
  %707 = add nsw i32 %and745.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %707)
  %708 = icmp ult i32 %707, 9728
  %709 = add nsw i32 %and745.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %709)
  %710 = icmp ult i32 %709, 1536
  br i1 %706, label %cond.false727.i.if.end801.i_crit_edge, label %if.else778.i

cond.false727.i.if.end801.i_crit_edge:            ; preds = %cond.false727.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end801.i

if.else778.i:                                     ; preds = %cond.false727.i
  %711 = add nsw i32 %and745.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %711)
  %712 = icmp ult i32 %711, 1536
  br i1 %712, label %if.then780.i, label %if.else784.i

if.then780.i:                                     ; preds = %if.else778.i
  call void @__sanitizer_cov_trace_pc() #9
  %add783.i = add nuw nsw i32 %and745.i, 67584
  br label %if.end801.i

if.else784.i:                                     ; preds = %if.else778.i
  br i1 %708, label %if.else784.i.if.end801.i_crit_edge, label %if.else790.i

if.else784.i.if.end801.i_crit_edge:               ; preds = %if.else784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end801.i

if.else790.i:                                     ; preds = %if.else784.i
  call void @__sanitizer_cov_trace_pc() #9
  %add795.i = add nsw i32 %and745.i, -98304
  %spec.select10805.i = select i1 %710, i32 %add795.i, i32 %and745.i
  br label %if.end801.i

if.end801.i:                                      ; preds = %if.else790.i, %if.else784.i.if.end801.i_crit_edge, %if.then780.i, %cond.false727.i.if.end801.i_crit_edge
  %internal_reg_offset733.0.i = phi i32 [ %add783.i, %if.then780.i ], [ %spec.select10805.i, %if.else790.i ], [ %705, %cond.false727.i.if.end801.i_crit_edge ], [ %707, %if.else784.i.if.end801.i_crit_edge ]
  %713 = shl i32 %internal_reg_offset733.0.i, 14
  %shl804.i = and i32 %713, -65536
  %or805.i = or i32 %shl804.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add732.i, i32 noundef %or805.i, i32 noundef 0) #7
  br label %if.then2797.i

if.else1106.i:                                    ; preds = %if.then.i
  %714 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1116.i = getelementptr i32, ptr %715, i32 1
  %716 = ptrtoint ptr %arrayidx1116.i to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load i32, ptr %arrayidx1116.i, align 4
  %add1117.i = shl i32 %717, 2
  %shl1118.i = add i32 %add1117.i, 4336
  %and1119.i = and i32 %shl1118.i, 1048572
  %718 = add nsw i32 %and1119.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %718)
  %719 = icmp ult i32 %718, 9728
  %720 = add nsw i32 %and1119.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %720)
  %721 = icmp ult i32 %720, 9728
  %722 = add nsw i32 %and1119.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %722)
  %723 = icmp ult i32 %722, 1536
  br i1 %719, label %if.else1106.i.if.end1175.i_crit_edge, label %if.else1152.i

if.else1106.i.if.end1175.i_crit_edge:             ; preds = %if.else1106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1175.i

if.else1152.i:                                    ; preds = %if.else1106.i
  %724 = add nsw i32 %and1119.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %724)
  %725 = icmp ult i32 %724, 1536
  br i1 %725, label %if.then1154.i, label %if.else1158.i

if.then1154.i:                                    ; preds = %if.else1152.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1157.i = add nuw nsw i32 %and1119.i, 67584
  br label %if.end1175.i

if.else1158.i:                                    ; preds = %if.else1152.i
  br i1 %721, label %if.else1158.i.if.end1175.i_crit_edge, label %if.else1164.i

if.else1158.i.if.end1175.i_crit_edge:             ; preds = %if.else1158.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1175.i

if.else1164.i:                                    ; preds = %if.else1158.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1169.i = add nsw i32 %and1119.i, -98304
  %spec.select10806.i = select i1 %723, i32 %add1169.i, i32 %and1119.i
  br label %if.end1175.i

if.end1175.i:                                     ; preds = %if.else1164.i, %if.else1158.i.if.end1175.i_crit_edge, %if.then1154.i, %if.else1106.i.if.end1175.i_crit_edge
  %internal_reg_offset1107.0.i = phi i32 [ %add1157.i, %if.then1154.i ], [ %spec.select10806.i, %if.else1164.i ], [ %718, %if.else1106.i.if.end1175.i_crit_edge ], [ %720, %if.else1158.i.if.end1175.i_crit_edge ]
  %shr1177.i = lshr i32 %internal_reg_offset1107.0.i, 2
  %dpg_sram_curr_addr1181.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %726 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1182.i = getelementptr i32, ptr %727, i32 1
  store ptr %incdec.ptr1182.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %728 = ptrtoint ptr %727 to i32
  call void @__asan_store4_noabort(i32 %728)
  store i32 %shr1177.i, ptr %727, align 4
  %729 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1187.i = getelementptr i32, ptr %729, i32 1
  store ptr %incdec.ptr1187.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %730 = ptrtoint ptr %729 to i32
  call void @__asan_store4_noabort(i32 %730)
  store i32 0, ptr %729, align 4
  %731 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %731)
  %732 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1414.i = getelementptr i32, ptr %732, i32 1
  %733 = ptrtoint ptr %arrayidx1414.i to i32
  call void @__asan_load4_noabort(i32 %733)
  %734 = load i32, ptr %arrayidx1414.i, align 4
  %add1415.i = shl i32 %734, 2
  %shl1416.i = add i32 %add1415.i, 4340
  %and1417.i = and i32 %shl1416.i, 1048572
  %735 = add nsw i32 %and1417.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %735)
  %736 = icmp ult i32 %735, 9728
  %737 = add nsw i32 %and1417.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %737)
  %738 = icmp ult i32 %737, 9728
  %739 = add nsw i32 %and1417.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %739)
  %740 = icmp ult i32 %739, 1536
  br i1 %736, label %if.end1175.i.if.end1473.i_crit_edge, label %if.else1450.i

if.end1175.i.if.end1473.i_crit_edge:              ; preds = %if.end1175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1473.i

if.else1450.i:                                    ; preds = %if.end1175.i
  %741 = add nsw i32 %and1417.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %741)
  %742 = icmp ult i32 %741, 1536
  br i1 %742, label %if.then1452.i, label %if.else1456.i

if.then1452.i:                                    ; preds = %if.else1450.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1455.i = add nuw nsw i32 %and1417.i, 67584
  br label %if.end1473.i

if.else1456.i:                                    ; preds = %if.else1450.i
  br i1 %738, label %if.else1456.i.if.end1473.i_crit_edge, label %if.else1462.i

if.else1456.i.if.end1473.i_crit_edge:             ; preds = %if.else1456.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1473.i

if.else1462.i:                                    ; preds = %if.else1456.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1467.i = add nsw i32 %and1417.i, -98304
  %spec.select10807.i = select i1 %740, i32 %add1467.i, i32 %and1417.i
  br label %if.end1473.i

if.end1473.i:                                     ; preds = %if.else1462.i, %if.else1456.i.if.end1473.i_crit_edge, %if.then1452.i, %if.end1175.i.if.end1473.i_crit_edge
  %internal_reg_offset1405.0.i = phi i32 [ %add1455.i, %if.then1452.i ], [ %spec.select10807.i, %if.else1462.i ], [ %735, %if.end1175.i.if.end1473.i_crit_edge ], [ %737, %if.else1456.i.if.end1473.i_crit_edge ]
  %shr1475.i = lshr i32 %internal_reg_offset1405.0.i, 2
  %743 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1480.i = getelementptr i32, ptr %744, i32 1
  store ptr %incdec.ptr1480.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %745 = ptrtoint ptr %744 to i32
  call void @__asan_store4_noabort(i32 %745)
  store i32 %shr1475.i, ptr %744, align 4
  %746 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1485.i = getelementptr i32, ptr %746, i32 1
  store ptr %incdec.ptr1485.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %747 = ptrtoint ptr %746 to i32
  call void @__asan_store4_noabort(i32 %747)
  store i32 0, ptr %746, align 4
  %748 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %748)
  %749 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1712.i = getelementptr i32, ptr %749, i32 1
  %750 = ptrtoint ptr %arrayidx1712.i to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load i32, ptr %arrayidx1712.i, align 4
  %add1713.i = shl i32 %751, 2
  %shl1714.i = add i32 %add1713.i, 1280
  %and1715.i = and i32 %shl1714.i, 1048572
  %752 = add nsw i32 %and1715.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %752)
  %753 = icmp ult i32 %752, 9728
  %754 = add nsw i32 %and1715.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %754)
  %755 = icmp ult i32 %754, 9728
  %756 = add nsw i32 %and1715.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %756)
  %757 = icmp ult i32 %756, 1536
  br i1 %753, label %if.end1473.i.if.end1771.i_crit_edge, label %if.else1748.i

if.end1473.i.if.end1771.i_crit_edge:              ; preds = %if.end1473.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1771.i

if.else1748.i:                                    ; preds = %if.end1473.i
  %758 = add nsw i32 %and1715.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %758)
  %759 = icmp ult i32 %758, 1536
  br i1 %759, label %if.then1750.i, label %if.else1754.i

if.then1750.i:                                    ; preds = %if.else1748.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1753.i = add nuw nsw i32 %and1715.i, 67584
  br label %if.end1771.i

if.else1754.i:                                    ; preds = %if.else1748.i
  br i1 %755, label %if.else1754.i.if.end1771.i_crit_edge, label %if.else1760.i

if.else1754.i.if.end1771.i_crit_edge:             ; preds = %if.else1754.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1771.i

if.else1760.i:                                    ; preds = %if.else1754.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1765.i = add nsw i32 %and1715.i, -98304
  %spec.select10808.i = select i1 %757, i32 %add1765.i, i32 %and1715.i
  br label %if.end1771.i

if.end1771.i:                                     ; preds = %if.else1760.i, %if.else1754.i.if.end1771.i_crit_edge, %if.then1750.i, %if.end1473.i.if.end1771.i_crit_edge
  %internal_reg_offset1703.0.i = phi i32 [ %add1753.i, %if.then1750.i ], [ %spec.select10808.i, %if.else1760.i ], [ %752, %if.end1473.i.if.end1771.i_crit_edge ], [ %754, %if.else1754.i.if.end1771.i_crit_edge ]
  %shr1773.i = lshr i32 %internal_reg_offset1703.0.i, 2
  %760 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1778.i = getelementptr i32, ptr %761, i32 1
  store ptr %incdec.ptr1778.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %762 = ptrtoint ptr %761 to i32
  call void @__asan_store4_noabort(i32 %762)
  store i32 %shr1773.i, ptr %761, align 4
  %763 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1783.i = getelementptr i32, ptr %763, i32 1
  store ptr %incdec.ptr1783.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %764 = ptrtoint ptr %763 to i32
  call void @__asan_store4_noabort(i32 %764)
  store i32 0, ptr %763, align 4
  br label %if.else3347.i

do.body1789.i:                                    ; preds = %do.end2314
  br i1 %indirect, label %if.else2028.i, label %if.then1791.i

if.then1791.i:                                    ; preds = %do.body1789.i
  %765 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %virt, align 8
  %and1794.i = and i32 %766, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1794.i)
  %tobool1795.not.i = icmp eq i32 %and1794.i, 0
  br i1 %tobool1795.not.i, label %if.then1791.i.cond.false1821.i_crit_edge, label %land.lhs.true1796.i

if.then1791.i.cond.false1821.i_crit_edge:         ; preds = %if.then1791.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

land.lhs.true1796.i:                              ; preds = %if.then1791.i
  %funcs1799.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %767 = ptrtoint ptr %funcs1799.i to i32
  call void @__asan_load4_noabort(i32 %767)
  %768 = load ptr, ptr %funcs1799.i, align 4
  %tobool1800.not.i = icmp eq ptr %768, null
  br i1 %tobool1800.not.i, label %land.lhs.true1796.i.cond.false1821.i_crit_edge, label %land.lhs.true1801.i

land.lhs.true1796.i.cond.false1821.i_crit_edge:   ; preds = %land.lhs.true1796.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

land.lhs.true1801.i:                              ; preds = %land.lhs.true1796.i
  %sriov_wreg1805.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %768, i32 0, i32 12
  %769 = ptrtoint ptr %sriov_wreg1805.i to i32
  call void @__asan_load4_noabort(i32 %769)
  %770 = load ptr, ptr %sriov_wreg1805.i, align 4
  %tobool1806.not.i = icmp eq ptr %770, null
  br i1 %tobool1806.not.i, label %land.lhs.true1801.i.cond.false1821.i_crit_edge, label %cond.true1807.i

land.lhs.true1801.i.cond.false1821.i_crit_edge:   ; preds = %land.lhs.true1801.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

cond.true1807.i:                                  ; preds = %land.lhs.true1801.i
  call void @__sanitizer_cov_trace_pc() #9
  %771 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1815.i = getelementptr i32, ptr %772, i32 1
  %773 = ptrtoint ptr %arrayidx1815.i to i32
  call void @__asan_load4_noabort(i32 %773)
  %774 = load i32, ptr %arrayidx1815.i, align 4
  %add1816.i = add i32 %774, 18
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %775 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %775)
  %776 = load i64, ptr %gpu_addr.i, align 8
  %conv.i = trunc i64 %776 to i32
  tail call void %770(ptr noundef %adev, i32 noundef %add1816.i, i32 noundef %conv.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1833.i

cond.false1821.i:                                 ; preds = %land.lhs.true1801.i.cond.false1821.i_crit_edge, %land.lhs.true1796.i.cond.false1821.i_crit_edge, %if.then1791.i.cond.false1821.i_crit_edge
  %777 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %777)
  %778 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1825.i = getelementptr i32, ptr %778, i32 1
  %779 = ptrtoint ptr %arrayidx1825.i to i32
  call void @__asan_load4_noabort(i32 %779)
  %780 = load i32, ptr %arrayidx1825.i, align 4
  %add1826.i = add i32 %780, 18
  %gpu_addr1830.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %781 = ptrtoint ptr %gpu_addr1830.i to i32
  call void @__asan_load8_noabort(i32 %781)
  %782 = load i64, ptr %gpu_addr1830.i, align 8
  %conv1832.i = trunc i64 %782 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1826.i, i32 noundef %conv1832.i, i32 noundef 0) #7
  br label %cond.end1833.i

cond.end1833.i:                                   ; preds = %cond.false1821.i, %cond.true1807.i
  %783 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %783)
  %784 = load i32, ptr %virt, align 8
  %and1836.i = and i32 %784, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1836.i)
  %tobool1837.not.i = icmp eq i32 %and1836.i, 0
  br i1 %tobool1837.not.i, label %cond.end1833.i.cond.false1940.i_crit_edge, label %land.lhs.true1838.i

cond.end1833.i.cond.false1940.i_crit_edge:        ; preds = %cond.end1833.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

land.lhs.true1838.i:                              ; preds = %cond.end1833.i
  %funcs1841.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %785 = ptrtoint ptr %funcs1841.i to i32
  call void @__asan_load4_noabort(i32 %785)
  %786 = load ptr, ptr %funcs1841.i, align 4
  %tobool1842.not.i = icmp eq ptr %786, null
  br i1 %tobool1842.not.i, label %land.lhs.true1838.i.cond.false1940.i_crit_edge, label %land.lhs.true1843.i

land.lhs.true1838.i.cond.false1940.i_crit_edge:   ; preds = %land.lhs.true1838.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

land.lhs.true1843.i:                              ; preds = %land.lhs.true1838.i
  %sriov_wreg1847.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %786, i32 0, i32 12
  %787 = ptrtoint ptr %sriov_wreg1847.i to i32
  call void @__asan_load4_noabort(i32 %787)
  %788 = load ptr, ptr %sriov_wreg1847.i, align 4
  %tobool1848.not.i = icmp eq ptr %788, null
  br i1 %tobool1848.not.i, label %land.lhs.true1843.i.cond.false1940.i_crit_edge, label %cond.true1849.i

land.lhs.true1843.i.cond.false1940.i_crit_edge:   ; preds = %land.lhs.true1843.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

cond.true1849.i:                                  ; preds = %land.lhs.true1843.i
  %789 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1857.i = getelementptr i32, ptr %790, i32 1
  %791 = ptrtoint ptr %arrayidx1857.i to i32
  call void @__asan_load4_noabort(i32 %791)
  %792 = load i32, ptr %arrayidx1857.i, align 4
  %add1858.i = add i32 %792, 17
  %793 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %793)
  %794 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1868.i = getelementptr i32, ptr %794, i32 1
  %795 = ptrtoint ptr %arrayidx1868.i to i32
  call void @__asan_load4_noabort(i32 %795)
  %796 = load i32, ptr %arrayidx1868.i, align 4
  %add1869.i = shl i32 %796, 2
  %shl1870.i = add i32 %add1869.i, 4336
  %and1871.i = and i32 %shl1870.i, 1048572
  %797 = add nsw i32 %and1871.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %797)
  %798 = icmp ult i32 %797, 9728
  %799 = add nsw i32 %and1871.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %799)
  %800 = icmp ult i32 %799, 9728
  %801 = add nsw i32 %and1871.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %801)
  %802 = icmp ult i32 %801, 1536
  br i1 %798, label %cond.true1849.i.if.end1935.i_crit_edge, label %if.else1912.i

cond.true1849.i.if.end1935.i_crit_edge:           ; preds = %cond.true1849.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1935.i

if.else1912.i:                                    ; preds = %cond.true1849.i
  %803 = add nsw i32 %and1871.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %803)
  %804 = icmp ult i32 %803, 1536
  br i1 %804, label %if.then1914.i, label %if.else1918.i

if.then1914.i:                                    ; preds = %if.else1912.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1917.i = add nuw nsw i32 %and1871.i, 67584
  br label %if.end1935.i

if.else1918.i:                                    ; preds = %if.else1912.i
  br i1 %800, label %if.else1918.i.if.end1935.i_crit_edge, label %if.else1924.i

if.else1918.i.if.end1935.i_crit_edge:             ; preds = %if.else1918.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1935.i

if.else1924.i:                                    ; preds = %if.else1918.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1929.i = add nsw i32 %and1871.i, -98304
  %spec.select10809.i = select i1 %802, i32 %add1929.i, i32 %and1871.i
  br label %if.end1935.i

if.end1935.i:                                     ; preds = %if.else1924.i, %if.else1918.i.if.end1935.i_crit_edge, %if.then1914.i, %cond.true1849.i.if.end1935.i_crit_edge
  %internal_reg_offset1859.0.i = phi i32 [ %add1917.i, %if.then1914.i ], [ %spec.select10809.i, %if.else1924.i ], [ %797, %cond.true1849.i.if.end1935.i_crit_edge ], [ %799, %if.else1918.i.if.end1935.i_crit_edge ]
  %805 = shl i32 %internal_reg_offset1859.0.i, 14
  %shl1938.i = and i32 %805, -65536
  %or1939.i = or i32 %shl1938.i, 1
  tail call void %788(ptr noundef %adev, i32 noundef %add1858.i, i32 noundef %or1939.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2129.i

cond.false1940.i:                                 ; preds = %land.lhs.true1843.i.cond.false1940.i_crit_edge, %land.lhs.true1838.i.cond.false1940.i_crit_edge, %cond.end1833.i.cond.false1940.i_crit_edge
  %806 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1944.i = getelementptr i32, ptr %807, i32 1
  %808 = ptrtoint ptr %arrayidx1944.i to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load i32, ptr %arrayidx1944.i, align 4
  %add1945.i = add i32 %809, 17
  %810 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %arrayidx1, align 8
  %arrayidx1955.i = getelementptr i32, ptr %811, i32 1
  %812 = ptrtoint ptr %arrayidx1955.i to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load i32, ptr %arrayidx1955.i, align 4
  %add1956.i = shl i32 %813, 2
  %shl1957.i = add i32 %add1956.i, 4336
  %and1958.i = and i32 %shl1957.i, 1048572
  %814 = add nsw i32 %and1958.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %814)
  %815 = icmp ult i32 %814, 9728
  %816 = add nsw i32 %and1958.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %816)
  %817 = icmp ult i32 %816, 9728
  %818 = add nsw i32 %and1958.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %818)
  %819 = icmp ult i32 %818, 1536
  br i1 %815, label %cond.false1940.i.if.end2022.i_crit_edge, label %if.else1999.i

cond.false1940.i.if.end2022.i_crit_edge:          ; preds = %cond.false1940.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2022.i

if.else1999.i:                                    ; preds = %cond.false1940.i
  %820 = add nsw i32 %and1958.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %820)
  %821 = icmp ult i32 %820, 1536
  br i1 %821, label %if.then2001.i, label %if.else2005.i

if.then2001.i:                                    ; preds = %if.else1999.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2004.i = add nuw nsw i32 %and1958.i, 67584
  br label %if.end2022.i

if.else2005.i:                                    ; preds = %if.else1999.i
  br i1 %817, label %if.else2005.i.if.end2022.i_crit_edge, label %if.else2011.i

if.else2005.i.if.end2022.i_crit_edge:             ; preds = %if.else2005.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2022.i

if.else2011.i:                                    ; preds = %if.else2005.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2016.i = add nsw i32 %and1958.i, -98304
  %spec.select10810.i = select i1 %819, i32 %add2016.i, i32 %and1958.i
  br label %if.end2022.i

if.end2022.i:                                     ; preds = %if.else2011.i, %if.else2005.i.if.end2022.i_crit_edge, %if.then2001.i, %cond.false1940.i.if.end2022.i_crit_edge
  %internal_reg_offset1946.0.i = phi i32 [ %add2004.i, %if.then2001.i ], [ %spec.select10810.i, %if.else2011.i ], [ %814, %cond.false1940.i.if.end2022.i_crit_edge ], [ %816, %if.else2005.i.if.end2022.i_crit_edge ]
  %822 = shl i32 %internal_reg_offset1946.0.i, 14
  %shl2025.i = and i32 %822, -65536
  %or2026.i = or i32 %shl2025.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1945.i, i32 noundef %or2026.i, i32 noundef 0) #7
  br label %if.then2129.i

if.else2028.i:                                    ; preds = %do.body1789.i
  %823 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %823)
  %824 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2038.i = getelementptr i32, ptr %824, i32 1
  %825 = ptrtoint ptr %arrayidx2038.i to i32
  call void @__asan_load4_noabort(i32 %825)
  %826 = load i32, ptr %arrayidx2038.i, align 4
  %add2039.i = shl i32 %826, 2
  %shl2040.i = add i32 %add2039.i, 4336
  %and2041.i = and i32 %shl2040.i, 1048572
  %827 = add nsw i32 %and2041.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %827)
  %828 = icmp ult i32 %827, 9728
  %829 = add nsw i32 %and2041.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %829)
  %830 = icmp ult i32 %829, 9728
  %831 = add nsw i32 %and2041.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %831)
  %832 = icmp ult i32 %831, 1536
  br i1 %828, label %if.else2028.i.if.else2370.i_crit_edge, label %if.else2082.i

if.else2028.i.if.else2370.i_crit_edge:            ; preds = %if.else2028.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2370.i

if.else2082.i:                                    ; preds = %if.else2028.i
  %833 = add nsw i32 %and2041.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %833)
  %834 = icmp ult i32 %833, 1536
  br i1 %834, label %if.then2084.i, label %if.else2088.i

if.then2084.i:                                    ; preds = %if.else2082.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2087.i = add nuw nsw i32 %and2041.i, 67584
  br label %if.else2370.i

if.else2088.i:                                    ; preds = %if.else2082.i
  br i1 %830, label %if.else2088.i.if.else2370.i_crit_edge, label %if.else2094.i

if.else2088.i.if.else2370.i_crit_edge:            ; preds = %if.else2088.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2370.i

if.else2094.i:                                    ; preds = %if.else2088.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2099.i = add nsw i32 %and2041.i, -98304
  %spec.select10811.i = select i1 %832, i32 %add2099.i, i32 %and2041.i
  br label %if.else2370.i

if.then2129.i:                                    ; preds = %if.end2022.i, %if.end1935.i
  %835 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %835)
  %836 = load i32, ptr %virt, align 8
  %and2132.i = and i32 %836, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2132.i)
  %tobool2133.not.i = icmp eq i32 %and2132.i, 0
  br i1 %tobool2133.not.i, label %if.then2129.i.cond.false2162.i_crit_edge, label %land.lhs.true2134.i

if.then2129.i.cond.false2162.i_crit_edge:         ; preds = %if.then2129.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

land.lhs.true2134.i:                              ; preds = %if.then2129.i
  %funcs2137.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %837 = ptrtoint ptr %funcs2137.i to i32
  call void @__asan_load4_noabort(i32 %837)
  %838 = load ptr, ptr %funcs2137.i, align 4
  %tobool2138.not.i = icmp eq ptr %838, null
  br i1 %tobool2138.not.i, label %land.lhs.true2134.i.cond.false2162.i_crit_edge, label %land.lhs.true2139.i

land.lhs.true2134.i.cond.false2162.i_crit_edge:   ; preds = %land.lhs.true2134.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

land.lhs.true2139.i:                              ; preds = %land.lhs.true2134.i
  %sriov_wreg2143.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %838, i32 0, i32 12
  %839 = ptrtoint ptr %sriov_wreg2143.i to i32
  call void @__asan_load4_noabort(i32 %839)
  %840 = load ptr, ptr %sriov_wreg2143.i, align 4
  %tobool2144.not.i = icmp eq ptr %840, null
  br i1 %tobool2144.not.i, label %land.lhs.true2139.i.cond.false2162.i_crit_edge, label %cond.true2145.i

land.lhs.true2139.i.cond.false2162.i_crit_edge:   ; preds = %land.lhs.true2139.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

cond.true2145.i:                                  ; preds = %land.lhs.true2139.i
  call void @__sanitizer_cov_trace_pc() #9
  %841 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %841)
  %842 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2153.i = getelementptr i32, ptr %842, i32 1
  %843 = ptrtoint ptr %arrayidx2153.i to i32
  call void @__asan_load4_noabort(i32 %843)
  %844 = load i32, ptr %arrayidx2153.i, align 4
  %add2154.i = add i32 %844, 18
  %gpu_addr2158.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %845 = ptrtoint ptr %gpu_addr2158.i to i32
  call void @__asan_load8_noabort(i32 %845)
  %846 = load i64, ptr %gpu_addr2158.i, align 8
  %shr2159.i = lshr i64 %846, 32
  %conv2161.i = trunc i64 %shr2159.i to i32
  tail call void %840(ptr noundef %adev, i32 noundef %add2154.i, i32 noundef %conv2161.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2175.i

cond.false2162.i:                                 ; preds = %land.lhs.true2139.i.cond.false2162.i_crit_edge, %land.lhs.true2134.i.cond.false2162.i_crit_edge, %if.then2129.i.cond.false2162.i_crit_edge
  %847 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %847)
  %848 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2166.i = getelementptr i32, ptr %848, i32 1
  %849 = ptrtoint ptr %arrayidx2166.i to i32
  call void @__asan_load4_noabort(i32 %849)
  %850 = load i32, ptr %arrayidx2166.i, align 4
  %add2167.i = add i32 %850, 18
  %gpu_addr2171.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %851 = ptrtoint ptr %gpu_addr2171.i to i32
  call void @__asan_load8_noabort(i32 %851)
  %852 = load i64, ptr %gpu_addr2171.i, align 8
  %shr2172.i = lshr i64 %852, 32
  %conv2174.i = trunc i64 %shr2172.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2167.i, i32 noundef %conv2174.i, i32 noundef 0) #7
  br label %cond.end2175.i

cond.end2175.i:                                   ; preds = %cond.false2162.i, %cond.true2145.i
  %853 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %853)
  %854 = load i32, ptr %virt, align 8
  %and2178.i = and i32 %854, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2178.i)
  %tobool2179.not.i = icmp eq i32 %and2178.i, 0
  br i1 %tobool2179.not.i, label %cond.end2175.i.cond.false2282.i_crit_edge, label %land.lhs.true2180.i

cond.end2175.i.cond.false2282.i_crit_edge:        ; preds = %cond.end2175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

land.lhs.true2180.i:                              ; preds = %cond.end2175.i
  %funcs2183.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %855 = ptrtoint ptr %funcs2183.i to i32
  call void @__asan_load4_noabort(i32 %855)
  %856 = load ptr, ptr %funcs2183.i, align 4
  %tobool2184.not.i = icmp eq ptr %856, null
  br i1 %tobool2184.not.i, label %land.lhs.true2180.i.cond.false2282.i_crit_edge, label %land.lhs.true2185.i

land.lhs.true2180.i.cond.false2282.i_crit_edge:   ; preds = %land.lhs.true2180.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

land.lhs.true2185.i:                              ; preds = %land.lhs.true2180.i
  %sriov_wreg2189.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %856, i32 0, i32 12
  %857 = ptrtoint ptr %sriov_wreg2189.i to i32
  call void @__asan_load4_noabort(i32 %857)
  %858 = load ptr, ptr %sriov_wreg2189.i, align 4
  %tobool2190.not.i = icmp eq ptr %858, null
  br i1 %tobool2190.not.i, label %land.lhs.true2185.i.cond.false2282.i_crit_edge, label %cond.true2191.i

land.lhs.true2185.i.cond.false2282.i_crit_edge:   ; preds = %land.lhs.true2185.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

cond.true2191.i:                                  ; preds = %land.lhs.true2185.i
  %859 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %859)
  %860 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2199.i = getelementptr i32, ptr %860, i32 1
  %861 = ptrtoint ptr %arrayidx2199.i to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load i32, ptr %arrayidx2199.i, align 4
  %add2200.i = add i32 %862, 17
  %863 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %863)
  %864 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2210.i = getelementptr i32, ptr %864, i32 1
  %865 = ptrtoint ptr %arrayidx2210.i to i32
  call void @__asan_load4_noabort(i32 %865)
  %866 = load i32, ptr %arrayidx2210.i, align 4
  %add2211.i = shl i32 %866, 2
  %shl2212.i = add i32 %add2211.i, 4340
  %and2213.i = and i32 %shl2212.i, 1048572
  %867 = add nsw i32 %and2213.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %867)
  %868 = icmp ult i32 %867, 9728
  %869 = add nsw i32 %and2213.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %869)
  %870 = icmp ult i32 %869, 9728
  %871 = add nsw i32 %and2213.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %871)
  %872 = icmp ult i32 %871, 1536
  br i1 %868, label %cond.true2191.i.if.end2277.i_crit_edge, label %if.else2254.i

cond.true2191.i.if.end2277.i_crit_edge:           ; preds = %cond.true2191.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2277.i

if.else2254.i:                                    ; preds = %cond.true2191.i
  %873 = add nsw i32 %and2213.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %873)
  %874 = icmp ult i32 %873, 1536
  br i1 %874, label %if.then2256.i, label %if.else2260.i

if.then2256.i:                                    ; preds = %if.else2254.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2259.i = add nuw nsw i32 %and2213.i, 67584
  br label %if.end2277.i

if.else2260.i:                                    ; preds = %if.else2254.i
  br i1 %870, label %if.else2260.i.if.end2277.i_crit_edge, label %if.else2266.i

if.else2260.i.if.end2277.i_crit_edge:             ; preds = %if.else2260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2277.i

if.else2266.i:                                    ; preds = %if.else2260.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2271.i = add nsw i32 %and2213.i, -98304
  %spec.select10812.i = select i1 %872, i32 %add2271.i, i32 %and2213.i
  br label %if.end2277.i

if.end2277.i:                                     ; preds = %if.else2266.i, %if.else2260.i.if.end2277.i_crit_edge, %if.then2256.i, %cond.true2191.i.if.end2277.i_crit_edge
  %internal_reg_offset2201.0.i = phi i32 [ %add2259.i, %if.then2256.i ], [ %spec.select10812.i, %if.else2266.i ], [ %867, %cond.true2191.i.if.end2277.i_crit_edge ], [ %869, %if.else2260.i.if.end2277.i_crit_edge ]
  %875 = shl i32 %internal_reg_offset2201.0.i, 14
  %shl2280.i = and i32 %875, -65536
  %or2281.i = or i32 %shl2280.i, 1
  tail call void %858(ptr noundef %adev, i32 noundef %add2200.i, i32 noundef %or2281.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2472.i

cond.false2282.i:                                 ; preds = %land.lhs.true2185.i.cond.false2282.i_crit_edge, %land.lhs.true2180.i.cond.false2282.i_crit_edge, %cond.end2175.i.cond.false2282.i_crit_edge
  %876 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %876)
  %877 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2286.i = getelementptr i32, ptr %877, i32 1
  %878 = ptrtoint ptr %arrayidx2286.i to i32
  call void @__asan_load4_noabort(i32 %878)
  %879 = load i32, ptr %arrayidx2286.i, align 4
  %add2287.i = add i32 %879, 17
  %880 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %880)
  %881 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2297.i = getelementptr i32, ptr %881, i32 1
  %882 = ptrtoint ptr %arrayidx2297.i to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load i32, ptr %arrayidx2297.i, align 4
  %add2298.i = shl i32 %883, 2
  %shl2299.i = add i32 %add2298.i, 4340
  %and2300.i = and i32 %shl2299.i, 1048572
  %884 = add nsw i32 %and2300.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %884)
  %885 = icmp ult i32 %884, 9728
  %886 = add nsw i32 %and2300.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %886)
  %887 = icmp ult i32 %886, 9728
  %888 = add nsw i32 %and2300.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %888)
  %889 = icmp ult i32 %888, 1536
  br i1 %885, label %cond.false2282.i.if.end2364.i_crit_edge, label %if.else2341.i

cond.false2282.i.if.end2364.i_crit_edge:          ; preds = %cond.false2282.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2364.i

if.else2341.i:                                    ; preds = %cond.false2282.i
  %890 = add nsw i32 %and2300.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %890)
  %891 = icmp ult i32 %890, 1536
  br i1 %891, label %if.then2343.i, label %if.else2347.i

if.then2343.i:                                    ; preds = %if.else2341.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2346.i = add nuw nsw i32 %and2300.i, 67584
  br label %if.end2364.i

if.else2347.i:                                    ; preds = %if.else2341.i
  br i1 %887, label %if.else2347.i.if.end2364.i_crit_edge, label %if.else2353.i

if.else2347.i.if.end2364.i_crit_edge:             ; preds = %if.else2347.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2364.i

if.else2353.i:                                    ; preds = %if.else2347.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2358.i = add nsw i32 %and2300.i, -98304
  %spec.select10813.i = select i1 %889, i32 %add2358.i, i32 %and2300.i
  br label %if.end2364.i

if.end2364.i:                                     ; preds = %if.else2353.i, %if.else2347.i.if.end2364.i_crit_edge, %if.then2343.i, %cond.false2282.i.if.end2364.i_crit_edge
  %internal_reg_offset2288.0.i = phi i32 [ %add2346.i, %if.then2343.i ], [ %spec.select10813.i, %if.else2353.i ], [ %884, %cond.false2282.i.if.end2364.i_crit_edge ], [ %886, %if.else2347.i.if.end2364.i_crit_edge ]
  %892 = shl i32 %internal_reg_offset2288.0.i, 14
  %shl2367.i = and i32 %892, -65536
  %or2368.i = or i32 %shl2367.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2287.i, i32 noundef %or2368.i, i32 noundef 0) #7
  br label %if.then2472.i

if.else2370.i:                                    ; preds = %if.else2094.i, %if.else2088.i.if.else2370.i_crit_edge, %if.then2084.i, %if.else2028.i.if.else2370.i_crit_edge
  %internal_reg_offset2029.0.i = phi i32 [ %add2087.i, %if.then2084.i ], [ %spec.select10811.i, %if.else2094.i ], [ %827, %if.else2028.i.if.else2370.i_crit_edge ], [ %829, %if.else2088.i.if.else2370.i_crit_edge ]
  %shr2107.i = lshr i32 %internal_reg_offset2029.0.i, 2
  %dpg_sram_curr_addr2111.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %893 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %893)
  %894 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2112.i = getelementptr i32, ptr %894, i32 1
  store ptr %incdec.ptr2112.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %895 = ptrtoint ptr %894 to i32
  call void @__asan_store4_noabort(i32 %895)
  store i32 %shr2107.i, ptr %894, align 4
  %gpu_addr2116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %896 = ptrtoint ptr %gpu_addr2116.i to i32
  call void @__asan_load8_noabort(i32 %896)
  %897 = load i64, ptr %gpu_addr2116.i, align 8
  %conv2118.i = trunc i64 %897 to i32
  %898 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2123.i = getelementptr i32, ptr %898, i32 1
  store ptr %incdec.ptr2123.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %899 = ptrtoint ptr %898 to i32
  call void @__asan_store4_noabort(i32 %899)
  store i32 %conv2118.i, ptr %898, align 4
  %900 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %900)
  %901 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2380.i = getelementptr i32, ptr %901, i32 1
  %902 = ptrtoint ptr %arrayidx2380.i to i32
  call void @__asan_load4_noabort(i32 %902)
  %903 = load i32, ptr %arrayidx2380.i, align 4
  %add2381.i = shl i32 %903, 2
  %shl2382.i = add i32 %add2381.i, 4340
  %and2383.i = and i32 %shl2382.i, 1048572
  %904 = add nsw i32 %and2383.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %904)
  %905 = icmp ult i32 %904, 9728
  %906 = add nsw i32 %and2383.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %906)
  %907 = icmp ult i32 %906, 9728
  %908 = add nsw i32 %and2383.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %908)
  %909 = icmp ult i32 %908, 1536
  br i1 %905, label %if.else2370.i.if.else2699.i_crit_edge, label %if.else2424.i

if.else2370.i.if.else2699.i_crit_edge:            ; preds = %if.else2370.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2699.i

if.else2424.i:                                    ; preds = %if.else2370.i
  %910 = add nsw i32 %and2383.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %910)
  %911 = icmp ult i32 %910, 1536
  br i1 %911, label %if.then2426.i, label %if.else2430.i

if.then2426.i:                                    ; preds = %if.else2424.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2429.i = add nuw nsw i32 %and2383.i, 67584
  br label %if.else2699.i

if.else2430.i:                                    ; preds = %if.else2424.i
  br i1 %907, label %if.else2430.i.if.else2699.i_crit_edge, label %if.else2436.i

if.else2430.i.if.else2699.i_crit_edge:            ; preds = %if.else2430.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2699.i

if.else2436.i:                                    ; preds = %if.else2430.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2441.i = add nsw i32 %and2383.i, -98304
  %spec.select10814.i = select i1 %909, i32 %add2441.i, i32 %and2383.i
  br label %if.else2699.i

if.then2472.i:                                    ; preds = %if.end2364.i, %if.end2277.i
  %912 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %912)
  %913 = load i32, ptr %virt, align 8
  %and2475.i = and i32 %913, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2475.i)
  %tobool2476.not.i = icmp eq i32 %and2475.i, 0
  br i1 %tobool2476.not.i, label %if.then2472.i.cond.false2498.i_crit_edge, label %land.lhs.true2477.i

if.then2472.i.cond.false2498.i_crit_edge:         ; preds = %if.then2472.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

land.lhs.true2477.i:                              ; preds = %if.then2472.i
  %funcs2480.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %914 = ptrtoint ptr %funcs2480.i to i32
  call void @__asan_load4_noabort(i32 %914)
  %915 = load ptr, ptr %funcs2480.i, align 4
  %tobool2481.not.i = icmp eq ptr %915, null
  br i1 %tobool2481.not.i, label %land.lhs.true2477.i.cond.false2498.i_crit_edge, label %land.lhs.true2482.i

land.lhs.true2477.i.cond.false2498.i_crit_edge:   ; preds = %land.lhs.true2477.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

land.lhs.true2482.i:                              ; preds = %land.lhs.true2477.i
  %sriov_wreg2486.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %915, i32 0, i32 12
  %916 = ptrtoint ptr %sriov_wreg2486.i to i32
  call void @__asan_load4_noabort(i32 %916)
  %917 = load ptr, ptr %sriov_wreg2486.i, align 4
  %tobool2487.not.i = icmp eq ptr %917, null
  br i1 %tobool2487.not.i, label %land.lhs.true2482.i.cond.false2498.i_crit_edge, label %cond.true2488.i

land.lhs.true2482.i.cond.false2498.i_crit_edge:   ; preds = %land.lhs.true2482.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

cond.true2488.i:                                  ; preds = %land.lhs.true2482.i
  call void @__sanitizer_cov_trace_pc() #9
  %918 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2496.i = getelementptr i32, ptr %919, i32 1
  %920 = ptrtoint ptr %arrayidx2496.i to i32
  call void @__asan_load4_noabort(i32 %920)
  %921 = load i32, ptr %arrayidx2496.i, align 4
  %add2497.i = add i32 %921, 18
  tail call void %917(ptr noundef %adev, i32 noundef %add2497.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2504.i

cond.false2498.i:                                 ; preds = %land.lhs.true2482.i.cond.false2498.i_crit_edge, %land.lhs.true2477.i.cond.false2498.i_crit_edge, %if.then2472.i.cond.false2498.i_crit_edge
  %922 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %922)
  %923 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2502.i = getelementptr i32, ptr %923, i32 1
  %924 = ptrtoint ptr %arrayidx2502.i to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load i32, ptr %arrayidx2502.i, align 4
  %add2503.i = add i32 %925, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2503.i, i32 noundef 32, i32 noundef 0) #7
  br label %cond.end2504.i

cond.end2504.i:                                   ; preds = %cond.false2498.i, %cond.true2488.i
  %926 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %926)
  %927 = load i32, ptr %virt, align 8
  %and2507.i = and i32 %927, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2507.i)
  %tobool2508.not.i = icmp eq i32 %and2507.i, 0
  br i1 %tobool2508.not.i, label %cond.end2504.i.cond.false2611.i_crit_edge, label %land.lhs.true2509.i

cond.end2504.i.cond.false2611.i_crit_edge:        ; preds = %cond.end2504.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

land.lhs.true2509.i:                              ; preds = %cond.end2504.i
  %funcs2512.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %928 = ptrtoint ptr %funcs2512.i to i32
  call void @__asan_load4_noabort(i32 %928)
  %929 = load ptr, ptr %funcs2512.i, align 4
  %tobool2513.not.i = icmp eq ptr %929, null
  br i1 %tobool2513.not.i, label %land.lhs.true2509.i.cond.false2611.i_crit_edge, label %land.lhs.true2514.i

land.lhs.true2509.i.cond.false2611.i_crit_edge:   ; preds = %land.lhs.true2509.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

land.lhs.true2514.i:                              ; preds = %land.lhs.true2509.i
  %sriov_wreg2518.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %929, i32 0, i32 12
  %930 = ptrtoint ptr %sriov_wreg2518.i to i32
  call void @__asan_load4_noabort(i32 %930)
  %931 = load ptr, ptr %sriov_wreg2518.i, align 4
  %tobool2519.not.i = icmp eq ptr %931, null
  br i1 %tobool2519.not.i, label %land.lhs.true2514.i.cond.false2611.i_crit_edge, label %cond.true2520.i

land.lhs.true2514.i.cond.false2611.i_crit_edge:   ; preds = %land.lhs.true2514.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

cond.true2520.i:                                  ; preds = %land.lhs.true2514.i
  %932 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %932)
  %933 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2528.i = getelementptr i32, ptr %933, i32 1
  %934 = ptrtoint ptr %arrayidx2528.i to i32
  call void @__asan_load4_noabort(i32 %934)
  %935 = load i32, ptr %arrayidx2528.i, align 4
  %add2529.i = add i32 %935, 17
  %936 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2539.i = getelementptr i32, ptr %937, i32 1
  %938 = ptrtoint ptr %arrayidx2539.i to i32
  call void @__asan_load4_noabort(i32 %938)
  %939 = load i32, ptr %arrayidx2539.i, align 4
  %add2540.i = shl i32 %939, 2
  %shl2541.i = add i32 %add2540.i, 1280
  %and2542.i = and i32 %shl2541.i, 1048572
  %940 = add nsw i32 %and2542.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %940)
  %941 = icmp ult i32 %940, 9728
  %942 = add nsw i32 %and2542.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %942)
  %943 = icmp ult i32 %942, 9728
  %944 = add nsw i32 %and2542.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %944)
  %945 = icmp ult i32 %944, 1536
  br i1 %941, label %cond.true2520.i.if.end2606.i_crit_edge, label %if.else2583.i

cond.true2520.i.if.end2606.i_crit_edge:           ; preds = %cond.true2520.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2606.i

if.else2583.i:                                    ; preds = %cond.true2520.i
  %946 = add nsw i32 %and2542.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %946)
  %947 = icmp ult i32 %946, 1536
  br i1 %947, label %if.then2585.i, label %if.else2589.i

if.then2585.i:                                    ; preds = %if.else2583.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2588.i = add nuw nsw i32 %and2542.i, 67584
  br label %if.end2606.i

if.else2589.i:                                    ; preds = %if.else2583.i
  br i1 %943, label %if.else2589.i.if.end2606.i_crit_edge, label %if.else2595.i

if.else2589.i.if.end2606.i_crit_edge:             ; preds = %if.else2589.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2606.i

if.else2595.i:                                    ; preds = %if.else2589.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2600.i = add nsw i32 %and2542.i, -98304
  %spec.select10815.i = select i1 %945, i32 %add2600.i, i32 %and2542.i
  br label %if.end2606.i

if.end2606.i:                                     ; preds = %if.else2595.i, %if.else2589.i.if.end2606.i_crit_edge, %if.then2585.i, %cond.true2520.i.if.end2606.i_crit_edge
  %internal_reg_offset2530.0.i = phi i32 [ %add2588.i, %if.then2585.i ], [ %spec.select10815.i, %if.else2595.i ], [ %940, %cond.true2520.i.if.end2606.i_crit_edge ], [ %942, %if.else2589.i.if.end2606.i_crit_edge ]
  %948 = shl i32 %internal_reg_offset2530.0.i, 14
  %shl2609.i = and i32 %948, -65536
  %or2610.i = or i32 %shl2609.i, 1
  tail call void %931(ptr noundef %adev, i32 noundef %add2529.i, i32 noundef %or2610.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2797.i

cond.false2611.i:                                 ; preds = %land.lhs.true2514.i.cond.false2611.i_crit_edge, %land.lhs.true2509.i.cond.false2611.i_crit_edge, %cond.end2504.i.cond.false2611.i_crit_edge
  %949 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %949)
  %950 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2615.i = getelementptr i32, ptr %950, i32 1
  %951 = ptrtoint ptr %arrayidx2615.i to i32
  call void @__asan_load4_noabort(i32 %951)
  %952 = load i32, ptr %arrayidx2615.i, align 4
  %add2616.i = add i32 %952, 17
  %953 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %953)
  %954 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2626.i = getelementptr i32, ptr %954, i32 1
  %955 = ptrtoint ptr %arrayidx2626.i to i32
  call void @__asan_load4_noabort(i32 %955)
  %956 = load i32, ptr %arrayidx2626.i, align 4
  %add2627.i = shl i32 %956, 2
  %shl2628.i = add i32 %add2627.i, 1280
  %and2629.i = and i32 %shl2628.i, 1048572
  %957 = add nsw i32 %and2629.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %957)
  %958 = icmp ult i32 %957, 9728
  %959 = add nsw i32 %and2629.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %959)
  %960 = icmp ult i32 %959, 9728
  %961 = add nsw i32 %and2629.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %961)
  %962 = icmp ult i32 %961, 1536
  br i1 %958, label %cond.false2611.i.if.end2693.i_crit_edge, label %if.else2670.i

cond.false2611.i.if.end2693.i_crit_edge:          ; preds = %cond.false2611.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2693.i

if.else2670.i:                                    ; preds = %cond.false2611.i
  %963 = add nsw i32 %and2629.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %963)
  %964 = icmp ult i32 %963, 1536
  br i1 %964, label %if.then2672.i, label %if.else2676.i

if.then2672.i:                                    ; preds = %if.else2670.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2675.i = add nuw nsw i32 %and2629.i, 67584
  br label %if.end2693.i

if.else2676.i:                                    ; preds = %if.else2670.i
  br i1 %960, label %if.else2676.i.if.end2693.i_crit_edge, label %if.else2682.i

if.else2676.i.if.end2693.i_crit_edge:             ; preds = %if.else2676.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2693.i

if.else2682.i:                                    ; preds = %if.else2676.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2687.i = add nsw i32 %and2629.i, -98304
  %spec.select10816.i = select i1 %962, i32 %add2687.i, i32 %and2629.i
  br label %if.end2693.i

if.end2693.i:                                     ; preds = %if.else2682.i, %if.else2676.i.if.end2693.i_crit_edge, %if.then2672.i, %cond.false2611.i.if.end2693.i_crit_edge
  %internal_reg_offset2617.0.i = phi i32 [ %add2675.i, %if.then2672.i ], [ %spec.select10816.i, %if.else2682.i ], [ %957, %cond.false2611.i.if.end2693.i_crit_edge ], [ %959, %if.else2676.i.if.end2693.i_crit_edge ]
  %965 = shl i32 %internal_reg_offset2617.0.i, 14
  %shl2696.i = and i32 %965, -65536
  %or2697.i = or i32 %shl2696.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2616.i, i32 noundef %or2697.i, i32 noundef 0) #7
  br label %if.then2797.i

if.else2699.i:                                    ; preds = %if.else2436.i, %if.else2430.i.if.else2699.i_crit_edge, %if.then2426.i, %if.else2370.i.if.else2699.i_crit_edge
  %internal_reg_offset2371.0.i = phi i32 [ %add2429.i, %if.then2426.i ], [ %spec.select10814.i, %if.else2436.i ], [ %904, %if.else2370.i.if.else2699.i_crit_edge ], [ %906, %if.else2430.i.if.else2699.i_crit_edge ]
  %shr2449.i = lshr i32 %internal_reg_offset2371.0.i, 2
  %966 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2454.i = getelementptr i32, ptr %967, i32 1
  store ptr %incdec.ptr2454.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %968 = ptrtoint ptr %967 to i32
  call void @__asan_store4_noabort(i32 %968)
  store i32 %shr2449.i, ptr %967, align 4
  %969 = ptrtoint ptr %gpu_addr2116.i to i32
  call void @__asan_load8_noabort(i32 %969)
  %970 = load i64, ptr %gpu_addr2116.i, align 8
  %shr2459.i = lshr i64 %970, 32
  %conv2461.i = trunc i64 %shr2459.i to i32
  %971 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2466.i = getelementptr i32, ptr %971, i32 1
  store ptr %incdec.ptr2466.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %972 = ptrtoint ptr %971 to i32
  call void @__asan_store4_noabort(i32 %972)
  store i32 %conv2461.i, ptr %971, align 4
  %973 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %973)
  %974 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2709.i = getelementptr i32, ptr %974, i32 1
  %975 = ptrtoint ptr %arrayidx2709.i to i32
  call void @__asan_load4_noabort(i32 %975)
  %976 = load i32, ptr %arrayidx2709.i, align 4
  %add2710.i = shl i32 %976, 2
  %shl2711.i = add i32 %add2710.i, 1280
  %and2712.i = and i32 %shl2711.i, 1048572
  %977 = add nsw i32 %and2712.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %977)
  %978 = icmp ult i32 %977, 9728
  %979 = add nsw i32 %and2712.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %979)
  %980 = icmp ult i32 %979, 9728
  %981 = add nsw i32 %and2712.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %981)
  %982 = icmp ult i32 %981, 1536
  br i1 %978, label %if.else2699.i.if.end2776.i_crit_edge, label %if.else2753.i

if.else2699.i.if.end2776.i_crit_edge:             ; preds = %if.else2699.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2776.i

if.else2753.i:                                    ; preds = %if.else2699.i
  %983 = add nsw i32 %and2712.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %983)
  %984 = icmp ult i32 %983, 1536
  br i1 %984, label %if.then2755.i, label %if.else2759.i

if.then2755.i:                                    ; preds = %if.else2753.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2758.i = add nuw nsw i32 %and2712.i, 67584
  br label %if.end2776.i

if.else2759.i:                                    ; preds = %if.else2753.i
  br i1 %980, label %if.else2759.i.if.end2776.i_crit_edge, label %if.else2765.i

if.else2759.i.if.end2776.i_crit_edge:             ; preds = %if.else2759.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2776.i

if.else2765.i:                                    ; preds = %if.else2759.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2770.i = add nsw i32 %and2712.i, -98304
  %spec.select10817.i = select i1 %982, i32 %add2770.i, i32 %and2712.i
  br label %if.end2776.i

if.end2776.i:                                     ; preds = %if.else2765.i, %if.else2759.i.if.end2776.i_crit_edge, %if.then2755.i, %if.else2699.i.if.end2776.i_crit_edge
  %internal_reg_offset2700.0.i = phi i32 [ %add2758.i, %if.then2755.i ], [ %spec.select10817.i, %if.else2765.i ], [ %977, %if.else2699.i.if.end2776.i_crit_edge ], [ %979, %if.else2759.i.if.end2776.i_crit_edge ]
  %shr2778.i = lshr i32 %internal_reg_offset2700.0.i, 2
  %985 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %985)
  %986 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2783.i = getelementptr i32, ptr %986, i32 1
  store ptr %incdec.ptr2783.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %987 = ptrtoint ptr %986 to i32
  call void @__asan_store4_noabort(i32 %987)
  store i32 %shr2778.i, ptr %986, align 4
  %988 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2788.i = getelementptr i32, ptr %988, i32 1
  store ptr %incdec.ptr2788.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %989 = ptrtoint ptr %988 to i32
  call void @__asan_store4_noabort(i32 %989)
  store i32 32, ptr %988, align 4
  br label %if.else3347.i

if.then2797.i:                                    ; preds = %if.end2693.i, %if.end2606.i, %if.end801.i, %if.end722.i
  %offset.0.ph.i = phi i32 [ 0, %if.end722.i ], [ 0, %if.end801.i ], [ %and.i, %if.end2693.i ], [ %and.i, %if.end2606.i ]
  %990 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load i32, ptr %virt, align 8
  %and2800.i = and i32 %991, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2800.i)
  %tobool2801.not.i = icmp eq i32 %and2800.i, 0
  br i1 %tobool2801.not.i, label %if.then2797.i.cond.false2823.i_crit_edge, label %land.lhs.true2802.i

if.then2797.i.cond.false2823.i_crit_edge:         ; preds = %if.then2797.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

land.lhs.true2802.i:                              ; preds = %if.then2797.i
  %funcs2805.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %992 = ptrtoint ptr %funcs2805.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load ptr, ptr %funcs2805.i, align 4
  %tobool2806.not.i = icmp eq ptr %993, null
  br i1 %tobool2806.not.i, label %land.lhs.true2802.i.cond.false2823.i_crit_edge, label %land.lhs.true2807.i

land.lhs.true2802.i.cond.false2823.i_crit_edge:   ; preds = %land.lhs.true2802.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

land.lhs.true2807.i:                              ; preds = %land.lhs.true2802.i
  %sriov_wreg2811.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %993, i32 0, i32 12
  %994 = ptrtoint ptr %sriov_wreg2811.i to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load ptr, ptr %sriov_wreg2811.i, align 4
  %tobool2812.not.i = icmp eq ptr %995, null
  br i1 %tobool2812.not.i, label %land.lhs.true2807.i.cond.false2823.i_crit_edge, label %cond.true2813.i

land.lhs.true2807.i.cond.false2823.i_crit_edge:   ; preds = %land.lhs.true2807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

cond.true2813.i:                                  ; preds = %land.lhs.true2807.i
  call void @__sanitizer_cov_trace_pc() #9
  %996 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2821.i = getelementptr i32, ptr %997, i32 1
  %998 = ptrtoint ptr %arrayidx2821.i to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load i32, ptr %arrayidx2821.i, align 4
  %add2822.i = add i32 %999, 18
  tail call void %995(ptr noundef %adev, i32 noundef %add2822.i, i32 noundef %and.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2829.i

cond.false2823.i:                                 ; preds = %land.lhs.true2807.i.cond.false2823.i_crit_edge, %land.lhs.true2802.i.cond.false2823.i_crit_edge, %if.then2797.i.cond.false2823.i_crit_edge
  %1000 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2827.i = getelementptr i32, ptr %1001, i32 1
  %1002 = ptrtoint ptr %arrayidx2827.i to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load i32, ptr %arrayidx2827.i, align 4
  %add2828.i = add i32 %1003, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2828.i, i32 noundef %and.i, i32 noundef 0) #7
  br label %cond.end2829.i

cond.end2829.i:                                   ; preds = %cond.false2823.i, %cond.true2813.i
  %1004 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load i32, ptr %virt, align 8
  %and2832.i = and i32 %1005, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2832.i)
  %tobool2833.not.i = icmp eq i32 %and2832.i, 0
  br i1 %tobool2833.not.i, label %cond.end2829.i.cond.false2936.i_crit_edge, label %land.lhs.true2834.i

cond.end2829.i.cond.false2936.i_crit_edge:        ; preds = %cond.end2829.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

land.lhs.true2834.i:                              ; preds = %cond.end2829.i
  %funcs2837.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1006 = ptrtoint ptr %funcs2837.i to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load ptr, ptr %funcs2837.i, align 4
  %tobool2838.not.i = icmp eq ptr %1007, null
  br i1 %tobool2838.not.i, label %land.lhs.true2834.i.cond.false2936.i_crit_edge, label %land.lhs.true2839.i

land.lhs.true2834.i.cond.false2936.i_crit_edge:   ; preds = %land.lhs.true2834.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

land.lhs.true2839.i:                              ; preds = %land.lhs.true2834.i
  %sriov_wreg2843.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1007, i32 0, i32 12
  %1008 = ptrtoint ptr %sriov_wreg2843.i to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %sriov_wreg2843.i, align 4
  %tobool2844.not.i = icmp eq ptr %1009, null
  br i1 %tobool2844.not.i, label %land.lhs.true2839.i.cond.false2936.i_crit_edge, label %cond.true2845.i

land.lhs.true2839.i.cond.false2936.i_crit_edge:   ; preds = %land.lhs.true2839.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

cond.true2845.i:                                  ; preds = %land.lhs.true2839.i
  %1010 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2853.i = getelementptr i32, ptr %1011, i32 1
  %1012 = ptrtoint ptr %arrayidx2853.i to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load i32, ptr %arrayidx2853.i, align 4
  %add2854.i = add i32 %1013, 17
  %1014 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2864.i = getelementptr i32, ptr %1015, i32 1
  %1016 = ptrtoint ptr %arrayidx2864.i to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load i32, ptr %arrayidx2864.i, align 4
  %add2865.i = shl i32 %1017, 2
  %shl2866.i = add i32 %add2865.i, 1284
  %and2867.i = and i32 %shl2866.i, 1048572
  %1018 = add nsw i32 %and2867.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1018)
  %1019 = icmp ult i32 %1018, 9728
  %1020 = add nsw i32 %and2867.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1020)
  %1021 = icmp ult i32 %1020, 9728
  %1022 = add nsw i32 %and2867.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1022)
  %1023 = icmp ult i32 %1022, 1536
  br i1 %1019, label %cond.true2845.i.if.end2931.i_crit_edge, label %if.else2908.i

cond.true2845.i.if.end2931.i_crit_edge:           ; preds = %cond.true2845.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2931.i

if.else2908.i:                                    ; preds = %cond.true2845.i
  %1024 = add nsw i32 %and2867.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1024)
  %1025 = icmp ult i32 %1024, 1536
  br i1 %1025, label %if.then2910.i, label %if.else2914.i

if.then2910.i:                                    ; preds = %if.else2908.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2913.i = add nuw nsw i32 %and2867.i, 67584
  br label %if.end2931.i

if.else2914.i:                                    ; preds = %if.else2908.i
  br i1 %1021, label %if.else2914.i.if.end2931.i_crit_edge, label %if.else2920.i

if.else2914.i.if.end2931.i_crit_edge:             ; preds = %if.else2914.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2931.i

if.else2920.i:                                    ; preds = %if.else2914.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2925.i = add nsw i32 %and2867.i, -98304
  %spec.select10818.i = select i1 %1023, i32 %add2925.i, i32 %and2867.i
  br label %if.end2931.i

if.end2931.i:                                     ; preds = %if.else2920.i, %if.else2914.i.if.end2931.i_crit_edge, %if.then2910.i, %cond.true2845.i.if.end2931.i_crit_edge
  %internal_reg_offset2855.0.i = phi i32 [ %add2913.i, %if.then2910.i ], [ %spec.select10818.i, %if.else2920.i ], [ %1018, %cond.true2845.i.if.end2931.i_crit_edge ], [ %1020, %if.else2914.i.if.end2931.i_crit_edge ]
  %1026 = shl i32 %internal_reg_offset2855.0.i, 14
  %shl2934.i = and i32 %1026, -65536
  %or2935.i = or i32 %shl2934.i, 1
  tail call void %1009(ptr noundef %adev, i32 noundef %add2854.i, i32 noundef %or2935.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3445.i

cond.false2936.i:                                 ; preds = %land.lhs.true2839.i.cond.false2936.i_crit_edge, %land.lhs.true2834.i.cond.false2936.i_crit_edge, %cond.end2829.i.cond.false2936.i_crit_edge
  %1027 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1027)
  %1028 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2940.i = getelementptr i32, ptr %1028, i32 1
  %1029 = ptrtoint ptr %arrayidx2940.i to i32
  call void @__asan_load4_noabort(i32 %1029)
  %1030 = load i32, ptr %arrayidx2940.i, align 4
  %add2941.i = add i32 %1030, 17
  %1031 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1031)
  %1032 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2951.i = getelementptr i32, ptr %1032, i32 1
  %1033 = ptrtoint ptr %arrayidx2951.i to i32
  call void @__asan_load4_noabort(i32 %1033)
  %1034 = load i32, ptr %arrayidx2951.i, align 4
  %add2952.i = shl i32 %1034, 2
  %shl2953.i = add i32 %add2952.i, 1284
  %and2954.i = and i32 %shl2953.i, 1048572
  %1035 = add nsw i32 %and2954.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1035)
  %1036 = icmp ult i32 %1035, 9728
  %1037 = add nsw i32 %and2954.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1037)
  %1038 = icmp ult i32 %1037, 9728
  %1039 = add nsw i32 %and2954.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1039)
  %1040 = icmp ult i32 %1039, 1536
  br i1 %1036, label %cond.false2936.i.if.end3018.i_crit_edge, label %if.else2995.i

cond.false2936.i.if.end3018.i_crit_edge:          ; preds = %cond.false2936.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3018.i

if.else2995.i:                                    ; preds = %cond.false2936.i
  %1041 = add nsw i32 %and2954.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1041)
  %1042 = icmp ult i32 %1041, 1536
  br i1 %1042, label %if.then2997.i, label %if.else3001.i

if.then2997.i:                                    ; preds = %if.else2995.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3000.i = add nuw nsw i32 %and2954.i, 67584
  br label %if.end3018.i

if.else3001.i:                                    ; preds = %if.else2995.i
  br i1 %1038, label %if.else3001.i.if.end3018.i_crit_edge, label %if.else3007.i

if.else3001.i.if.end3018.i_crit_edge:             ; preds = %if.else3001.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3018.i

if.else3007.i:                                    ; preds = %if.else3001.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3012.i = add nsw i32 %and2954.i, -98304
  %spec.select10819.i = select i1 %1040, i32 %add3012.i, i32 %and2954.i
  br label %if.end3018.i

if.end3018.i:                                     ; preds = %if.else3007.i, %if.else3001.i.if.end3018.i_crit_edge, %if.then2997.i, %cond.false2936.i.if.end3018.i_crit_edge
  %internal_reg_offset2942.0.i = phi i32 [ %add3000.i, %if.then2997.i ], [ %spec.select10819.i, %if.else3007.i ], [ %1035, %cond.false2936.i.if.end3018.i_crit_edge ], [ %1037, %if.else3001.i.if.end3018.i_crit_edge ]
  %1043 = shl i32 %internal_reg_offset2942.0.i, 14
  %shl3021.i = and i32 %1043, -65536
  %or3022.i = or i32 %shl3021.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2941.i, i32 noundef %or3022.i, i32 noundef 0) #7
  br label %if.then3445.i

if.else3347.i:                                    ; preds = %if.end2776.i, %if.end1771.i
  %offset.0.i = phi i32 [ %and.i, %if.end2776.i ], [ 0, %if.end1771.i ]
  %1044 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3357.i = getelementptr i32, ptr %1045, i32 1
  %1046 = ptrtoint ptr %arrayidx3357.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load i32, ptr %arrayidx3357.i, align 4
  %add3358.i = shl i32 %1047, 2
  %shl3359.i = add i32 %add3358.i, 1284
  %and3360.i = and i32 %shl3359.i, 1048572
  %1048 = add nsw i32 %and3360.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1048)
  %1049 = icmp ult i32 %1048, 9728
  %1050 = add nsw i32 %and3360.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1050)
  %1051 = icmp ult i32 %1050, 9728
  %1052 = add nsw i32 %and3360.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1052)
  %1053 = icmp ult i32 %1052, 1536
  br i1 %1049, label %if.else3347.i.if.else4690.i_crit_edge, label %if.else3401.i

if.else3347.i.if.else4690.i_crit_edge:            ; preds = %if.else3347.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4690.i

if.else3401.i:                                    ; preds = %if.else3347.i
  %1054 = add nsw i32 %and3360.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1054)
  %1055 = icmp ult i32 %1054, 1536
  br i1 %1055, label %if.then3403.i, label %if.else3407.i

if.then3403.i:                                    ; preds = %if.else3401.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3406.i = add nuw nsw i32 %and3360.i, 67584
  br label %if.else4690.i

if.else3407.i:                                    ; preds = %if.else3401.i
  br i1 %1051, label %if.else3407.i.if.else4690.i_crit_edge, label %if.else3413.i

if.else3407.i.if.else4690.i_crit_edge:            ; preds = %if.else3407.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4690.i

if.else3413.i:                                    ; preds = %if.else3407.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3418.i = add nsw i32 %and3360.i, -98304
  %spec.select10820.i = select i1 %1053, i32 %add3418.i, i32 %and3360.i
  br label %if.else4690.i

if.then3445.i:                                    ; preds = %if.end3018.i, %if.end2931.i
  %1056 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load i32, ptr %virt, align 8
  %and3448.i = and i32 %1057, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3448.i)
  %tobool3449.not.i = icmp eq i32 %and3448.i, 0
  br i1 %tobool3449.not.i, label %if.then3445.i.cond.false3479.i_crit_edge, label %land.lhs.true3450.i

if.then3445.i.cond.false3479.i_crit_edge:         ; preds = %if.then3445.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

land.lhs.true3450.i:                              ; preds = %if.then3445.i
  %funcs3453.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1058 = ptrtoint ptr %funcs3453.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %funcs3453.i, align 4
  %tobool3454.not.i = icmp eq ptr %1059, null
  br i1 %tobool3454.not.i, label %land.lhs.true3450.i.cond.false3479.i_crit_edge, label %land.lhs.true3455.i

land.lhs.true3450.i.cond.false3479.i_crit_edge:   ; preds = %land.lhs.true3450.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

land.lhs.true3455.i:                              ; preds = %land.lhs.true3450.i
  %sriov_wreg3459.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1059, i32 0, i32 12
  %1060 = ptrtoint ptr %sriov_wreg3459.i to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load ptr, ptr %sriov_wreg3459.i, align 4
  %tobool3460.not.i = icmp eq ptr %1061, null
  br i1 %tobool3460.not.i, label %land.lhs.true3455.i.cond.false3479.i_crit_edge, label %cond.true3461.i

land.lhs.true3455.i.cond.false3479.i_crit_edge:   ; preds = %land.lhs.true3455.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

cond.true3461.i:                                  ; preds = %land.lhs.true3455.i
  call void @__sanitizer_cov_trace_pc() #9
  %1062 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3469.i = getelementptr i32, ptr %1063, i32 1
  %1064 = ptrtoint ptr %arrayidx3469.i to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load i32, ptr %arrayidx3469.i, align 4
  %add3470.i = add i32 %1065, 18
  %gpu_addr3474.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1066 = ptrtoint ptr %gpu_addr3474.i to i32
  call void @__asan_load8_noabort(i32 %1066)
  %1067 = load i64, ptr %gpu_addr3474.i, align 8
  %1068 = trunc i64 %1067 to i32
  %conv3478.i = add i32 %offset.0.ph.i, %1068
  tail call void %1061(ptr noundef %adev, i32 noundef %add3470.i, i32 noundef %conv3478.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3493.i

cond.false3479.i:                                 ; preds = %land.lhs.true3455.i.cond.false3479.i_crit_edge, %land.lhs.true3450.i.cond.false3479.i_crit_edge, %if.then3445.i.cond.false3479.i_crit_edge
  %1069 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1069)
  %1070 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3483.i = getelementptr i32, ptr %1070, i32 1
  %1071 = ptrtoint ptr %arrayidx3483.i to i32
  call void @__asan_load4_noabort(i32 %1071)
  %1072 = load i32, ptr %arrayidx3483.i, align 4
  %add3484.i = add i32 %1072, 18
  %gpu_addr3488.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1073 = ptrtoint ptr %gpu_addr3488.i to i32
  call void @__asan_load8_noabort(i32 %1073)
  %1074 = load i64, ptr %gpu_addr3488.i, align 8
  %1075 = trunc i64 %1074 to i32
  %conv3492.i = add i32 %offset.0.ph.i, %1075
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3484.i, i32 noundef %conv3492.i, i32 noundef 0) #7
  br label %cond.end3493.i

cond.end3493.i:                                   ; preds = %cond.false3479.i, %cond.true3461.i
  %1076 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1076)
  %1077 = load i32, ptr %virt, align 8
  %and3496.i = and i32 %1077, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3496.i)
  %tobool3497.not.i = icmp eq i32 %and3496.i, 0
  br i1 %tobool3497.not.i, label %cond.end3493.i.cond.false3600.i_crit_edge, label %land.lhs.true3498.i

cond.end3493.i.cond.false3600.i_crit_edge:        ; preds = %cond.end3493.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

land.lhs.true3498.i:                              ; preds = %cond.end3493.i
  %funcs3501.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1078 = ptrtoint ptr %funcs3501.i to i32
  call void @__asan_load4_noabort(i32 %1078)
  %1079 = load ptr, ptr %funcs3501.i, align 4
  %tobool3502.not.i = icmp eq ptr %1079, null
  br i1 %tobool3502.not.i, label %land.lhs.true3498.i.cond.false3600.i_crit_edge, label %land.lhs.true3503.i

land.lhs.true3498.i.cond.false3600.i_crit_edge:   ; preds = %land.lhs.true3498.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

land.lhs.true3503.i:                              ; preds = %land.lhs.true3498.i
  %sriov_wreg3507.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1079, i32 0, i32 12
  %1080 = ptrtoint ptr %sriov_wreg3507.i to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load ptr, ptr %sriov_wreg3507.i, align 4
  %tobool3508.not.i = icmp eq ptr %1081, null
  br i1 %tobool3508.not.i, label %land.lhs.true3503.i.cond.false3600.i_crit_edge, label %cond.true3509.i

land.lhs.true3503.i.cond.false3600.i_crit_edge:   ; preds = %land.lhs.true3503.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

cond.true3509.i:                                  ; preds = %land.lhs.true3503.i
  %1082 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1082)
  %1083 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3517.i = getelementptr i32, ptr %1083, i32 1
  %1084 = ptrtoint ptr %arrayidx3517.i to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load i32, ptr %arrayidx3517.i, align 4
  %add3518.i = add i32 %1085, 17
  %1086 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3528.i = getelementptr i32, ptr %1087, i32 1
  %1088 = ptrtoint ptr %arrayidx3528.i to i32
  call void @__asan_load4_noabort(i32 %1088)
  %1089 = load i32, ptr %arrayidx3528.i, align 4
  %add3529.i = shl i32 %1089, 2
  %shl3530.i = add i32 %add3529.i, 4512
  %and3531.i = and i32 %shl3530.i, 1048572
  %1090 = add nsw i32 %and3531.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1090)
  %1091 = icmp ult i32 %1090, 9728
  %1092 = add nsw i32 %and3531.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1092)
  %1093 = icmp ult i32 %1092, 9728
  %1094 = add nsw i32 %and3531.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1094)
  %1095 = icmp ult i32 %1094, 1536
  br i1 %1091, label %cond.true3509.i.if.end3595.i_crit_edge, label %if.else3572.i

cond.true3509.i.if.end3595.i_crit_edge:           ; preds = %cond.true3509.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3595.i

if.else3572.i:                                    ; preds = %cond.true3509.i
  %1096 = add nsw i32 %and3531.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1096)
  %1097 = icmp ult i32 %1096, 1536
  br i1 %1097, label %if.then3574.i, label %if.else3578.i

if.then3574.i:                                    ; preds = %if.else3572.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3577.i = add nuw nsw i32 %and3531.i, 67584
  br label %if.end3595.i

if.else3578.i:                                    ; preds = %if.else3572.i
  br i1 %1093, label %if.else3578.i.if.end3595.i_crit_edge, label %if.else3584.i

if.else3578.i.if.end3595.i_crit_edge:             ; preds = %if.else3578.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3595.i

if.else3584.i:                                    ; preds = %if.else3578.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3589.i = add nsw i32 %and3531.i, -98304
  %spec.select10821.i = select i1 %1095, i32 %add3589.i, i32 %and3531.i
  br label %if.end3595.i

if.end3595.i:                                     ; preds = %if.else3584.i, %if.else3578.i.if.end3595.i_crit_edge, %if.then3574.i, %cond.true3509.i.if.end3595.i_crit_edge
  %internal_reg_offset3519.0.i = phi i32 [ %add3577.i, %if.then3574.i ], [ %spec.select10821.i, %if.else3584.i ], [ %1090, %cond.true3509.i.if.end3595.i_crit_edge ], [ %1092, %if.else3578.i.if.end3595.i_crit_edge ]
  %1098 = shl i32 %internal_reg_offset3519.0.i, 14
  %shl3598.i = and i32 %1098, -65536
  %or3599.i = or i32 %shl3598.i, 1
  tail call void %1081(ptr noundef %adev, i32 noundef %add3518.i, i32 noundef %or3599.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3791.i

cond.false3600.i:                                 ; preds = %land.lhs.true3503.i.cond.false3600.i_crit_edge, %land.lhs.true3498.i.cond.false3600.i_crit_edge, %cond.end3493.i.cond.false3600.i_crit_edge
  %1099 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1099)
  %1100 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3604.i = getelementptr i32, ptr %1100, i32 1
  %1101 = ptrtoint ptr %arrayidx3604.i to i32
  call void @__asan_load4_noabort(i32 %1101)
  %1102 = load i32, ptr %arrayidx3604.i, align 4
  %add3605.i = add i32 %1102, 17
  %1103 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1103)
  %1104 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3615.i = getelementptr i32, ptr %1104, i32 1
  %1105 = ptrtoint ptr %arrayidx3615.i to i32
  call void @__asan_load4_noabort(i32 %1105)
  %1106 = load i32, ptr %arrayidx3615.i, align 4
  %add3616.i = shl i32 %1106, 2
  %shl3617.i = add i32 %add3616.i, 4512
  %and3618.i = and i32 %shl3617.i, 1048572
  %1107 = add nsw i32 %and3618.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1107)
  %1108 = icmp ult i32 %1107, 9728
  %1109 = add nsw i32 %and3618.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1109)
  %1110 = icmp ult i32 %1109, 9728
  %1111 = add nsw i32 %and3618.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1111)
  %1112 = icmp ult i32 %1111, 1536
  br i1 %1108, label %cond.false3600.i.if.end3682.i_crit_edge, label %if.else3659.i

cond.false3600.i.if.end3682.i_crit_edge:          ; preds = %cond.false3600.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3682.i

if.else3659.i:                                    ; preds = %cond.false3600.i
  %1113 = add nsw i32 %and3618.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1113)
  %1114 = icmp ult i32 %1113, 1536
  br i1 %1114, label %if.then3661.i, label %if.else3665.i

if.then3661.i:                                    ; preds = %if.else3659.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3664.i = add nuw nsw i32 %and3618.i, 67584
  br label %if.end3682.i

if.else3665.i:                                    ; preds = %if.else3659.i
  br i1 %1110, label %if.else3665.i.if.end3682.i_crit_edge, label %if.else3671.i

if.else3665.i.if.end3682.i_crit_edge:             ; preds = %if.else3665.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3682.i

if.else3671.i:                                    ; preds = %if.else3665.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3676.i = add nsw i32 %and3618.i, -98304
  %spec.select10822.i = select i1 %1112, i32 %add3676.i, i32 %and3618.i
  br label %if.end3682.i

if.end3682.i:                                     ; preds = %if.else3671.i, %if.else3665.i.if.end3682.i_crit_edge, %if.then3661.i, %cond.false3600.i.if.end3682.i_crit_edge
  %internal_reg_offset3606.0.i = phi i32 [ %add3664.i, %if.then3661.i ], [ %spec.select10822.i, %if.else3671.i ], [ %1107, %cond.false3600.i.if.end3682.i_crit_edge ], [ %1109, %if.else3665.i.if.end3682.i_crit_edge ]
  %1115 = shl i32 %internal_reg_offset3606.0.i, 14
  %shl3685.i = and i32 %1115, -65536
  %or3686.i = or i32 %shl3685.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3605.i, i32 noundef %or3686.i, i32 noundef 0) #7
  br label %if.then3791.i

if.then3791.i:                                    ; preds = %if.end3682.i, %if.end3595.i
  %1116 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load i32, ptr %virt, align 8
  %and3794.i = and i32 %1117, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3794.i)
  %tobool3795.not.i = icmp eq i32 %and3794.i, 0
  br i1 %tobool3795.not.i, label %if.then3791.i.cond.false3826.i_crit_edge, label %land.lhs.true3796.i

if.then3791.i.cond.false3826.i_crit_edge:         ; preds = %if.then3791.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

land.lhs.true3796.i:                              ; preds = %if.then3791.i
  %funcs3799.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1118 = ptrtoint ptr %funcs3799.i to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load ptr, ptr %funcs3799.i, align 4
  %tobool3800.not.i = icmp eq ptr %1119, null
  br i1 %tobool3800.not.i, label %land.lhs.true3796.i.cond.false3826.i_crit_edge, label %land.lhs.true3801.i

land.lhs.true3796.i.cond.false3826.i_crit_edge:   ; preds = %land.lhs.true3796.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

land.lhs.true3801.i:                              ; preds = %land.lhs.true3796.i
  %sriov_wreg3805.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1119, i32 0, i32 12
  %1120 = ptrtoint ptr %sriov_wreg3805.i to i32
  call void @__asan_load4_noabort(i32 %1120)
  %1121 = load ptr, ptr %sriov_wreg3805.i, align 4
  %tobool3806.not.i = icmp eq ptr %1121, null
  br i1 %tobool3806.not.i, label %land.lhs.true3801.i.cond.false3826.i_crit_edge, label %cond.true3807.i

land.lhs.true3801.i.cond.false3826.i_crit_edge:   ; preds = %land.lhs.true3801.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

cond.true3807.i:                                  ; preds = %land.lhs.true3801.i
  call void @__sanitizer_cov_trace_pc() #9
  %1122 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3815.i = getelementptr i32, ptr %1123, i32 1
  %1124 = ptrtoint ptr %arrayidx3815.i to i32
  call void @__asan_load4_noabort(i32 %1124)
  %1125 = load i32, ptr %arrayidx3815.i, align 4
  %add3816.i = add i32 %1125, 18
  %gpu_addr3820.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1126 = ptrtoint ptr %gpu_addr3820.i to i32
  call void @__asan_load8_noabort(i32 %1126)
  %1127 = load i64, ptr %gpu_addr3820.i, align 8
  %conv3821.i = zext i32 %offset.0.ph.i to i64
  %add3822.i = add i64 %1127, %conv3821.i
  %shr3823.i = lshr i64 %add3822.i, 32
  %conv3825.i = trunc i64 %shr3823.i to i32
  tail call void %1121(ptr noundef %adev, i32 noundef %add3816.i, i32 noundef %conv3825.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3841.i

cond.false3826.i:                                 ; preds = %land.lhs.true3801.i.cond.false3826.i_crit_edge, %land.lhs.true3796.i.cond.false3826.i_crit_edge, %if.then3791.i.cond.false3826.i_crit_edge
  %1128 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3830.i = getelementptr i32, ptr %1129, i32 1
  %1130 = ptrtoint ptr %arrayidx3830.i to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load i32, ptr %arrayidx3830.i, align 4
  %add3831.i = add i32 %1131, 18
  %gpu_addr3835.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1132 = ptrtoint ptr %gpu_addr3835.i to i32
  call void @__asan_load8_noabort(i32 %1132)
  %1133 = load i64, ptr %gpu_addr3835.i, align 8
  %conv3836.i = zext i32 %offset.0.ph.i to i64
  %add3837.i = add i64 %1133, %conv3836.i
  %shr3838.i = lshr i64 %add3837.i, 32
  %conv3840.i = trunc i64 %shr3838.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3831.i, i32 noundef %conv3840.i, i32 noundef 0) #7
  br label %cond.end3841.i

cond.end3841.i:                                   ; preds = %cond.false3826.i, %cond.true3807.i
  %1134 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load i32, ptr %virt, align 8
  %and3844.i = and i32 %1135, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3844.i)
  %tobool3845.not.i = icmp eq i32 %and3844.i, 0
  br i1 %tobool3845.not.i, label %cond.end3841.i.cond.false3948.i_crit_edge, label %land.lhs.true3846.i

cond.end3841.i.cond.false3948.i_crit_edge:        ; preds = %cond.end3841.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

land.lhs.true3846.i:                              ; preds = %cond.end3841.i
  %funcs3849.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1136 = ptrtoint ptr %funcs3849.i to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load ptr, ptr %funcs3849.i, align 4
  %tobool3850.not.i = icmp eq ptr %1137, null
  br i1 %tobool3850.not.i, label %land.lhs.true3846.i.cond.false3948.i_crit_edge, label %land.lhs.true3851.i

land.lhs.true3846.i.cond.false3948.i_crit_edge:   ; preds = %land.lhs.true3846.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

land.lhs.true3851.i:                              ; preds = %land.lhs.true3846.i
  %sriov_wreg3855.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1137, i32 0, i32 12
  %1138 = ptrtoint ptr %sriov_wreg3855.i to i32
  call void @__asan_load4_noabort(i32 %1138)
  %1139 = load ptr, ptr %sriov_wreg3855.i, align 4
  %tobool3856.not.i = icmp eq ptr %1139, null
  br i1 %tobool3856.not.i, label %land.lhs.true3851.i.cond.false3948.i_crit_edge, label %cond.true3857.i

land.lhs.true3851.i.cond.false3948.i_crit_edge:   ; preds = %land.lhs.true3851.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

cond.true3857.i:                                  ; preds = %land.lhs.true3851.i
  %1140 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3865.i = getelementptr i32, ptr %1141, i32 1
  %1142 = ptrtoint ptr %arrayidx3865.i to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load i32, ptr %arrayidx3865.i, align 4
  %add3866.i = add i32 %1143, 17
  %1144 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1144)
  %1145 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3876.i = getelementptr i32, ptr %1145, i32 1
  %1146 = ptrtoint ptr %arrayidx3876.i to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load i32, ptr %arrayidx3876.i, align 4
  %add3877.i = shl i32 %1147, 2
  %shl3878.i = add i32 %add3877.i, 4516
  %and3879.i = and i32 %shl3878.i, 1048572
  %1148 = add nsw i32 %and3879.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1148)
  %1149 = icmp ult i32 %1148, 9728
  %1150 = add nsw i32 %and3879.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1150)
  %1151 = icmp ult i32 %1150, 9728
  %1152 = add nsw i32 %and3879.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1152)
  %1153 = icmp ult i32 %1152, 1536
  br i1 %1149, label %cond.true3857.i.if.end3943.i_crit_edge, label %if.else3920.i

cond.true3857.i.if.end3943.i_crit_edge:           ; preds = %cond.true3857.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3943.i

if.else3920.i:                                    ; preds = %cond.true3857.i
  %1154 = add nsw i32 %and3879.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1154)
  %1155 = icmp ult i32 %1154, 1536
  br i1 %1155, label %if.then3922.i, label %if.else3926.i

if.then3922.i:                                    ; preds = %if.else3920.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3925.i = add nuw nsw i32 %and3879.i, 67584
  br label %if.end3943.i

if.else3926.i:                                    ; preds = %if.else3920.i
  br i1 %1151, label %if.else3926.i.if.end3943.i_crit_edge, label %if.else3932.i

if.else3926.i.if.end3943.i_crit_edge:             ; preds = %if.else3926.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3943.i

if.else3932.i:                                    ; preds = %if.else3926.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3937.i = add nsw i32 %and3879.i, -98304
  %spec.select10823.i = select i1 %1153, i32 %add3937.i, i32 %and3879.i
  br label %if.end3943.i

if.end3943.i:                                     ; preds = %if.else3932.i, %if.else3926.i.if.end3943.i_crit_edge, %if.then3922.i, %cond.true3857.i.if.end3943.i_crit_edge
  %internal_reg_offset3867.0.i = phi i32 [ %add3925.i, %if.then3922.i ], [ %spec.select10823.i, %if.else3932.i ], [ %1148, %cond.true3857.i.if.end3943.i_crit_edge ], [ %1150, %if.else3926.i.if.end3943.i_crit_edge ]
  %1156 = shl i32 %internal_reg_offset3867.0.i, 14
  %shl3946.i = and i32 %1156, -65536
  %or3947.i = or i32 %shl3946.i, 1
  tail call void %1139(ptr noundef %adev, i32 noundef %add3866.i, i32 noundef %or3947.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then4140.i

cond.false3948.i:                                 ; preds = %land.lhs.true3851.i.cond.false3948.i_crit_edge, %land.lhs.true3846.i.cond.false3948.i_crit_edge, %cond.end3841.i.cond.false3948.i_crit_edge
  %1157 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1157)
  %1158 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3952.i = getelementptr i32, ptr %1158, i32 1
  %1159 = ptrtoint ptr %arrayidx3952.i to i32
  call void @__asan_load4_noabort(i32 %1159)
  %1160 = load i32, ptr %arrayidx3952.i, align 4
  %add3953.i = add i32 %1160, 17
  %1161 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1161)
  %1162 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3963.i = getelementptr i32, ptr %1162, i32 1
  %1163 = ptrtoint ptr %arrayidx3963.i to i32
  call void @__asan_load4_noabort(i32 %1163)
  %1164 = load i32, ptr %arrayidx3963.i, align 4
  %add3964.i = shl i32 %1164, 2
  %shl3965.i = add i32 %add3964.i, 4516
  %and3966.i = and i32 %shl3965.i, 1048572
  %1165 = add nsw i32 %and3966.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1165)
  %1166 = icmp ult i32 %1165, 9728
  %1167 = add nsw i32 %and3966.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1167)
  %1168 = icmp ult i32 %1167, 9728
  %1169 = add nsw i32 %and3966.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1169)
  %1170 = icmp ult i32 %1169, 1536
  br i1 %1166, label %cond.false3948.i.if.end4030.i_crit_edge, label %if.else4007.i

cond.false3948.i.if.end4030.i_crit_edge:          ; preds = %cond.false3948.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4030.i

if.else4007.i:                                    ; preds = %cond.false3948.i
  %1171 = add nsw i32 %and3966.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1171)
  %1172 = icmp ult i32 %1171, 1536
  br i1 %1172, label %if.then4009.i, label %if.else4013.i

if.then4009.i:                                    ; preds = %if.else4007.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4012.i = add nuw nsw i32 %and3966.i, 67584
  br label %if.end4030.i

if.else4013.i:                                    ; preds = %if.else4007.i
  br i1 %1168, label %if.else4013.i.if.end4030.i_crit_edge, label %if.else4019.i

if.else4013.i.if.end4030.i_crit_edge:             ; preds = %if.else4013.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4030.i

if.else4019.i:                                    ; preds = %if.else4013.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4024.i = add nsw i32 %and3966.i, -98304
  %spec.select10824.i = select i1 %1170, i32 %add4024.i, i32 %and3966.i
  br label %if.end4030.i

if.end4030.i:                                     ; preds = %if.else4019.i, %if.else4013.i.if.end4030.i_crit_edge, %if.then4009.i, %cond.false3948.i.if.end4030.i_crit_edge
  %internal_reg_offset3954.0.i = phi i32 [ %add4012.i, %if.then4009.i ], [ %spec.select10824.i, %if.else4019.i ], [ %1165, %cond.false3948.i.if.end4030.i_crit_edge ], [ %1167, %if.else4013.i.if.end4030.i_crit_edge ]
  %1173 = shl i32 %internal_reg_offset3954.0.i, 14
  %shl4033.i = and i32 %1173, -65536
  %or4034.i = or i32 %shl4033.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3953.i, i32 noundef %or4034.i, i32 noundef 0) #7
  br label %if.then4140.i

if.then4140.i:                                    ; preds = %if.end4030.i, %if.end3943.i
  %1174 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1174)
  %1175 = load i32, ptr %virt, align 8
  %and4143.i = and i32 %1175, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4143.i)
  %tobool4144.not.i = icmp eq i32 %and4143.i, 0
  br i1 %tobool4144.not.i, label %if.then4140.i.cond.false4166.i_crit_edge, label %land.lhs.true4145.i

if.then4140.i.cond.false4166.i_crit_edge:         ; preds = %if.then4140.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

land.lhs.true4145.i:                              ; preds = %if.then4140.i
  %funcs4148.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1176 = ptrtoint ptr %funcs4148.i to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %funcs4148.i, align 4
  %tobool4149.not.i = icmp eq ptr %1177, null
  br i1 %tobool4149.not.i, label %land.lhs.true4145.i.cond.false4166.i_crit_edge, label %land.lhs.true4150.i

land.lhs.true4145.i.cond.false4166.i_crit_edge:   ; preds = %land.lhs.true4145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

land.lhs.true4150.i:                              ; preds = %land.lhs.true4145.i
  %sriov_wreg4154.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1177, i32 0, i32 12
  %1178 = ptrtoint ptr %sriov_wreg4154.i to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load ptr, ptr %sriov_wreg4154.i, align 4
  %tobool4155.not.i = icmp eq ptr %1179, null
  br i1 %tobool4155.not.i, label %land.lhs.true4150.i.cond.false4166.i_crit_edge, label %cond.true4156.i

land.lhs.true4150.i.cond.false4166.i_crit_edge:   ; preds = %land.lhs.true4150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

cond.true4156.i:                                  ; preds = %land.lhs.true4150.i
  call void @__sanitizer_cov_trace_pc() #9
  %1180 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1180)
  %1181 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4164.i = getelementptr i32, ptr %1181, i32 1
  %1182 = ptrtoint ptr %arrayidx4164.i to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load i32, ptr %arrayidx4164.i, align 4
  %add4165.i = add i32 %1183, 18
  tail call void %1179(ptr noundef %adev, i32 noundef %add4165.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4172.i

cond.false4166.i:                                 ; preds = %land.lhs.true4150.i.cond.false4166.i_crit_edge, %land.lhs.true4145.i.cond.false4166.i_crit_edge, %if.then4140.i.cond.false4166.i_crit_edge
  %1184 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1184)
  %1185 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4170.i = getelementptr i32, ptr %1185, i32 1
  %1186 = ptrtoint ptr %arrayidx4170.i to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load i32, ptr %arrayidx4170.i, align 4
  %add4171.i = add i32 %1187, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4171.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4172.i

cond.end4172.i:                                   ; preds = %cond.false4166.i, %cond.true4156.i
  %1188 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load i32, ptr %virt, align 8
  %and4175.i = and i32 %1189, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4175.i)
  %tobool4176.not.i = icmp eq i32 %and4175.i, 0
  br i1 %tobool4176.not.i, label %cond.end4172.i.cond.false4279.i_crit_edge, label %land.lhs.true4177.i

cond.end4172.i.cond.false4279.i_crit_edge:        ; preds = %cond.end4172.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

land.lhs.true4177.i:                              ; preds = %cond.end4172.i
  %funcs4180.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1190 = ptrtoint ptr %funcs4180.i to i32
  call void @__asan_load4_noabort(i32 %1190)
  %1191 = load ptr, ptr %funcs4180.i, align 4
  %tobool4181.not.i = icmp eq ptr %1191, null
  br i1 %tobool4181.not.i, label %land.lhs.true4177.i.cond.false4279.i_crit_edge, label %land.lhs.true4182.i

land.lhs.true4177.i.cond.false4279.i_crit_edge:   ; preds = %land.lhs.true4177.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

land.lhs.true4182.i:                              ; preds = %land.lhs.true4177.i
  %sriov_wreg4186.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1191, i32 0, i32 12
  %1192 = ptrtoint ptr %sriov_wreg4186.i to i32
  call void @__asan_load4_noabort(i32 %1192)
  %1193 = load ptr, ptr %sriov_wreg4186.i, align 4
  %tobool4187.not.i = icmp eq ptr %1193, null
  br i1 %tobool4187.not.i, label %land.lhs.true4182.i.cond.false4279.i_crit_edge, label %cond.true4188.i

land.lhs.true4182.i.cond.false4279.i_crit_edge:   ; preds = %land.lhs.true4182.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

cond.true4188.i:                                  ; preds = %land.lhs.true4182.i
  %1194 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4196.i = getelementptr i32, ptr %1195, i32 1
  %1196 = ptrtoint ptr %arrayidx4196.i to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load i32, ptr %arrayidx4196.i, align 4
  %add4197.i = add i32 %1197, 17
  %1198 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1198)
  %1199 = load ptr, ptr %arrayidx1, align 8
  %arrayidx4207.i = getelementptr i32, ptr %1199, i32 1
  %1200 = ptrtoint ptr %arrayidx4207.i to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load i32, ptr %arrayidx4207.i, align 4
  %add4208.i = shl i32 %1201, 2
  %shl4209.i = add i32 %add4208.i, 1288
  %and4210.i = and i32 %shl4209.i, 1048572
  %1202 = add nsw i32 %and4210.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1202)
  %1203 = icmp ult i32 %1202, 9728
  %1204 = add nsw i32 %and4210.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1204)
  %1205 = icmp ult i32 %1204, 9728
  %1206 = add nsw i32 %and4210.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1206)
  %1207 = icmp ult i32 %1206, 1536
  br i1 %1203, label %cond.true4188.i.if.end4274.i_crit_edge, label %if.else4251.i

cond.true4188.i.if.end4274.i_crit_edge:           ; preds = %cond.true4188.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4274.i

if.else4251.i:                                    ; preds = %cond.true4188.i
  %1208 = add nsw i32 %and4210.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1208)
  %1209 = icmp ult i32 %1208, 1536
  br i1 %1209, label %if.then4253.i, label %if.else4257.i

if.then4253.i:                                    ; preds = %if.else4251.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4256.i = add nuw nsw i32 %and4210.i, 67584
  br label %if.end4274.i

if.else4257.i:                                    ; preds = %if.else4251.i
  br i1 %1205, label %if.else4257.i.if.end4274.i_crit_edge, label %if.else4263.i

if.else4257.i.if.end4274.i_crit_edge:             ; preds = %if.else4257.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4274.i

if.else4263.i:                                    ; preds = %if.else4257.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4268.i = add nsw i32 %and4210.i, -98304
  %spec.select10825.i = select i1 %1207, i32 %add4268.i, i32 %and4210.i
  br label %if.end4274.i

if.end4274.i:                                     ; preds = %if.else4263.i, %if.else4257.i.if.end4274.i_crit_edge, %if.then4253.i, %cond.true4188.i.if.end4274.i_crit_edge
  %internal_reg_offset4198.0.i = phi i32 [ %add4256.i, %if.then4253.i ], [ %spec.select10825.i, %if.else4263.i ], [ %1202, %cond.true4188.i.if.end4274.i_crit_edge ], [ %1204, %if.else4257.i.if.end4274.i_crit_edge ]
  %1210 = shl i32 %internal_reg_offset4198.0.i, 14
  %shl4277.i = and i32 %1210, -65536
  %or4278.i = or i32 %shl4277.i, 1
  tail call void %1193(ptr noundef %adev, i32 noundef %add4197.i, i32 noundef %or4278.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5430.i

cond.false4279.i:                                 ; preds = %land.lhs.true4182.i.cond.false4279.i_crit_edge, %land.lhs.true4177.i.cond.false4279.i_crit_edge, %cond.end4172.i.cond.false4279.i_crit_edge
  %1211 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1211)
  %1212 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4283.i = getelementptr i32, ptr %1212, i32 1
  %1213 = ptrtoint ptr %arrayidx4283.i to i32
  call void @__asan_load4_noabort(i32 %1213)
  %1214 = load i32, ptr %arrayidx4283.i, align 4
  %add4284.i = add i32 %1214, 17
  %1215 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1215)
  %1216 = load ptr, ptr %arrayidx1, align 8
  %arrayidx4294.i = getelementptr i32, ptr %1216, i32 1
  %1217 = ptrtoint ptr %arrayidx4294.i to i32
  call void @__asan_load4_noabort(i32 %1217)
  %1218 = load i32, ptr %arrayidx4294.i, align 4
  %add4295.i = shl i32 %1218, 2
  %shl4296.i = add i32 %add4295.i, 1288
  %and4297.i = and i32 %shl4296.i, 1048572
  %1219 = add nsw i32 %and4297.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1219)
  %1220 = icmp ult i32 %1219, 9728
  %1221 = add nsw i32 %and4297.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1221)
  %1222 = icmp ult i32 %1221, 9728
  %1223 = add nsw i32 %and4297.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1223)
  %1224 = icmp ult i32 %1223, 1536
  br i1 %1220, label %cond.false4279.i.if.end4361.i_crit_edge, label %if.else4338.i

cond.false4279.i.if.end4361.i_crit_edge:          ; preds = %cond.false4279.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4361.i

if.else4338.i:                                    ; preds = %cond.false4279.i
  %1225 = add nsw i32 %and4297.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1225)
  %1226 = icmp ult i32 %1225, 1536
  br i1 %1226, label %if.then4340.i, label %if.else4344.i

if.then4340.i:                                    ; preds = %if.else4338.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4343.i = add nuw nsw i32 %and4297.i, 67584
  br label %if.end4361.i

if.else4344.i:                                    ; preds = %if.else4338.i
  br i1 %1222, label %if.else4344.i.if.end4361.i_crit_edge, label %if.else4350.i

if.else4344.i.if.end4361.i_crit_edge:             ; preds = %if.else4344.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4361.i

if.else4350.i:                                    ; preds = %if.else4344.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4355.i = add nsw i32 %and4297.i, -98304
  %spec.select10826.i = select i1 %1224, i32 %add4355.i, i32 %and4297.i
  br label %if.end4361.i

if.end4361.i:                                     ; preds = %if.else4350.i, %if.else4344.i.if.end4361.i_crit_edge, %if.then4340.i, %cond.false4279.i.if.end4361.i_crit_edge
  %internal_reg_offset4285.0.i = phi i32 [ %add4343.i, %if.then4340.i ], [ %spec.select10826.i, %if.else4350.i ], [ %1219, %cond.false4279.i.if.end4361.i_crit_edge ], [ %1221, %if.else4344.i.if.end4361.i_crit_edge ]
  %1227 = shl i32 %internal_reg_offset4285.0.i, 14
  %shl4364.i = and i32 %1227, -65536
  %or4365.i = or i32 %shl4364.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4284.i, i32 noundef %or4365.i, i32 noundef 0) #7
  br label %if.then5430.i

if.else4690.i:                                    ; preds = %if.else3413.i, %if.else3407.i.if.else4690.i_crit_edge, %if.then3403.i, %if.else3347.i.if.else4690.i_crit_edge
  %internal_reg_offset3348.0.i = phi i32 [ %add3406.i, %if.then3403.i ], [ %spec.select10820.i, %if.else3413.i ], [ %1048, %if.else3347.i.if.else4690.i_crit_edge ], [ %1050, %if.else3407.i.if.else4690.i_crit_edge ]
  %shr3426.i = lshr i32 %internal_reg_offset3348.0.i, 2
  %dpg_sram_curr_addr3430.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %1228 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3431.i = getelementptr i32, ptr %1229, i32 1
  store ptr %incdec.ptr3431.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1230 = ptrtoint ptr %1229 to i32
  call void @__asan_store4_noabort(i32 %1230)
  store i32 %shr3426.i, ptr %1229, align 4
  %1231 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3436.i = getelementptr i32, ptr %1231, i32 1
  store ptr %incdec.ptr3436.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1232 = ptrtoint ptr %1231 to i32
  call void @__asan_store4_noabort(i32 %1232)
  store i32 0, ptr %1231, align 4
  %1233 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1233)
  %1234 = load ptr, ptr %arrayidx1, align 8
  %arrayidx4700.i = getelementptr i32, ptr %1234, i32 1
  %1235 = ptrtoint ptr %arrayidx4700.i to i32
  call void @__asan_load4_noabort(i32 %1235)
  %1236 = load i32, ptr %arrayidx4700.i, align 4
  %add4701.i = shl i32 %1236, 2
  %shl4702.i = add i32 %add4701.i, 4512
  %and4703.i = and i32 %shl4702.i, 1048572
  %1237 = add nsw i32 %and4703.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1237)
  %1238 = icmp ult i32 %1237, 9728
  %1239 = add nsw i32 %and4703.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1239)
  %1240 = icmp ult i32 %1239, 9728
  %1241 = add nsw i32 %and4703.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1241)
  %1242 = icmp ult i32 %1241, 1536
  br i1 %1238, label %if.else4690.i.if.end4767.i_crit_edge, label %if.else4744.i

if.else4690.i.if.end4767.i_crit_edge:             ; preds = %if.else4690.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4767.i

if.else4744.i:                                    ; preds = %if.else4690.i
  %1243 = add nsw i32 %and4703.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1243)
  %1244 = icmp ult i32 %1243, 1536
  br i1 %1244, label %if.then4746.i, label %if.else4750.i

if.then4746.i:                                    ; preds = %if.else4744.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4749.i = add nuw nsw i32 %and4703.i, 67584
  br label %if.end4767.i

if.else4750.i:                                    ; preds = %if.else4744.i
  br i1 %1240, label %if.else4750.i.if.end4767.i_crit_edge, label %if.else4756.i

if.else4750.i.if.end4767.i_crit_edge:             ; preds = %if.else4750.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4767.i

if.else4756.i:                                    ; preds = %if.else4750.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4761.i = add nsw i32 %and4703.i, -98304
  %spec.select10827.i = select i1 %1242, i32 %add4761.i, i32 %and4703.i
  br label %if.end4767.i

if.end4767.i:                                     ; preds = %if.else4756.i, %if.else4750.i.if.end4767.i_crit_edge, %if.then4746.i, %if.else4690.i.if.end4767.i_crit_edge
  %internal_reg_offset4691.0.i = phi i32 [ %add4749.i, %if.then4746.i ], [ %spec.select10827.i, %if.else4756.i ], [ %1237, %if.else4690.i.if.end4767.i_crit_edge ], [ %1239, %if.else4750.i.if.end4767.i_crit_edge ]
  %shr4769.i = lshr i32 %internal_reg_offset4691.0.i, 2
  %1245 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1245)
  %1246 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4774.i = getelementptr i32, ptr %1246, i32 1
  store ptr %incdec.ptr4774.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1247 = ptrtoint ptr %1246 to i32
  call void @__asan_store4_noabort(i32 %1247)
  store i32 %shr4769.i, ptr %1246, align 4
  %1248 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4779.i = getelementptr i32, ptr %1248, i32 1
  store ptr %incdec.ptr4779.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1249 = ptrtoint ptr %1248 to i32
  call void @__asan_store4_noabort(i32 %1249)
  store i32 0, ptr %1248, align 4
  %1250 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1250)
  %1251 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5022.i = getelementptr i32, ptr %1251, i32 1
  %1252 = ptrtoint ptr %arrayidx5022.i to i32
  call void @__asan_load4_noabort(i32 %1252)
  %1253 = load i32, ptr %arrayidx5022.i, align 4
  %add5023.i = shl i32 %1253, 2
  %shl5024.i = add i32 %add5023.i, 4516
  %and5025.i = and i32 %shl5024.i, 1048572
  %1254 = add nsw i32 %and5025.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1254)
  %1255 = icmp ult i32 %1254, 9728
  %1256 = add nsw i32 %and5025.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1256)
  %1257 = icmp ult i32 %1256, 9728
  %1258 = add nsw i32 %and5025.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1258)
  %1259 = icmp ult i32 %1258, 1536
  br i1 %1255, label %if.end4767.i.if.end5089.i_crit_edge, label %if.else5066.i

if.end4767.i.if.end5089.i_crit_edge:              ; preds = %if.end4767.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5089.i

if.else5066.i:                                    ; preds = %if.end4767.i
  %1260 = add nsw i32 %and5025.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1260)
  %1261 = icmp ult i32 %1260, 1536
  br i1 %1261, label %if.then5068.i, label %if.else5072.i

if.then5068.i:                                    ; preds = %if.else5066.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5071.i = add nuw nsw i32 %and5025.i, 67584
  br label %if.end5089.i

if.else5072.i:                                    ; preds = %if.else5066.i
  br i1 %1257, label %if.else5072.i.if.end5089.i_crit_edge, label %if.else5078.i

if.else5072.i.if.end5089.i_crit_edge:             ; preds = %if.else5072.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5089.i

if.else5078.i:                                    ; preds = %if.else5072.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5083.i = add nsw i32 %and5025.i, -98304
  %spec.select10828.i = select i1 %1259, i32 %add5083.i, i32 %and5025.i
  br label %if.end5089.i

if.end5089.i:                                     ; preds = %if.else5078.i, %if.else5072.i.if.end5089.i_crit_edge, %if.then5068.i, %if.end4767.i.if.end5089.i_crit_edge
  %internal_reg_offset5013.0.i = phi i32 [ %add5071.i, %if.then5068.i ], [ %spec.select10828.i, %if.else5078.i ], [ %1254, %if.end4767.i.if.end5089.i_crit_edge ], [ %1256, %if.else5072.i.if.end5089.i_crit_edge ]
  %shr5091.i = lshr i32 %internal_reg_offset5013.0.i, 2
  %1262 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1262)
  %1263 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5096.i = getelementptr i32, ptr %1263, i32 1
  store ptr %incdec.ptr5096.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1264 = ptrtoint ptr %1263 to i32
  call void @__asan_store4_noabort(i32 %1264)
  store i32 %shr5091.i, ptr %1263, align 4
  %1265 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5101.i = getelementptr i32, ptr %1265, i32 1
  store ptr %incdec.ptr5101.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1266 = ptrtoint ptr %1265 to i32
  call void @__asan_store4_noabort(i32 %1266)
  store i32 0, ptr %1265, align 4
  %1267 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1267)
  %1268 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5344.i = getelementptr i32, ptr %1268, i32 1
  %1269 = ptrtoint ptr %arrayidx5344.i to i32
  call void @__asan_load4_noabort(i32 %1269)
  %1270 = load i32, ptr %arrayidx5344.i, align 4
  %add5345.i = shl i32 %1270, 2
  %shl5346.i = add i32 %add5345.i, 1288
  %and5347.i = and i32 %shl5346.i, 1048572
  %1271 = add nsw i32 %and5347.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1271)
  %1272 = icmp ult i32 %1271, 9728
  %1273 = add nsw i32 %and5347.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1273)
  %1274 = icmp ult i32 %1273, 9728
  %1275 = add nsw i32 %and5347.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1275)
  %1276 = icmp ult i32 %1275, 1536
  br i1 %1272, label %if.end5089.i.if.else5657.i_crit_edge, label %if.else5388.i

if.end5089.i.if.else5657.i_crit_edge:             ; preds = %if.end5089.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5657.i

if.else5388.i:                                    ; preds = %if.end5089.i
  %1277 = add nsw i32 %and5347.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1277)
  %1278 = icmp ult i32 %1277, 1536
  br i1 %1278, label %if.then5390.i, label %if.else5394.i

if.then5390.i:                                    ; preds = %if.else5388.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5393.i = add nuw nsw i32 %and5347.i, 67584
  br label %if.else5657.i

if.else5394.i:                                    ; preds = %if.else5388.i
  br i1 %1274, label %if.else5394.i.if.else5657.i_crit_edge, label %if.else5400.i

if.else5394.i.if.else5657.i_crit_edge:            ; preds = %if.else5394.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5657.i

if.else5400.i:                                    ; preds = %if.else5394.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5405.i = add nsw i32 %and5347.i, -98304
  %spec.select10829.i = select i1 %1276, i32 %add5405.i, i32 %and5347.i
  br label %if.else5657.i

if.then5430.i:                                    ; preds = %if.end4361.i, %if.end4274.i
  %1279 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1279)
  %1280 = load i32, ptr %virt, align 8
  %and5433.i = and i32 %1280, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5433.i)
  %tobool5434.not.i = icmp eq i32 %and5433.i, 0
  br i1 %tobool5434.not.i, label %if.then5430.i.cond.false5456.i_crit_edge, label %land.lhs.true5435.i

if.then5430.i.cond.false5456.i_crit_edge:         ; preds = %if.then5430.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

land.lhs.true5435.i:                              ; preds = %if.then5430.i
  %funcs5438.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1281 = ptrtoint ptr %funcs5438.i to i32
  call void @__asan_load4_noabort(i32 %1281)
  %1282 = load ptr, ptr %funcs5438.i, align 4
  %tobool5439.not.i = icmp eq ptr %1282, null
  br i1 %tobool5439.not.i, label %land.lhs.true5435.i.cond.false5456.i_crit_edge, label %land.lhs.true5440.i

land.lhs.true5435.i.cond.false5456.i_crit_edge:   ; preds = %land.lhs.true5435.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

land.lhs.true5440.i:                              ; preds = %land.lhs.true5435.i
  %sriov_wreg5444.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1282, i32 0, i32 12
  %1283 = ptrtoint ptr %sriov_wreg5444.i to i32
  call void @__asan_load4_noabort(i32 %1283)
  %1284 = load ptr, ptr %sriov_wreg5444.i, align 4
  %tobool5445.not.i = icmp eq ptr %1284, null
  br i1 %tobool5445.not.i, label %land.lhs.true5440.i.cond.false5456.i_crit_edge, label %cond.true5446.i

land.lhs.true5440.i.cond.false5456.i_crit_edge:   ; preds = %land.lhs.true5440.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

cond.true5446.i:                                  ; preds = %land.lhs.true5440.i
  call void @__sanitizer_cov_trace_pc() #9
  %1285 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1285)
  %1286 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5454.i = getelementptr i32, ptr %1286, i32 1
  %1287 = ptrtoint ptr %arrayidx5454.i to i32
  call void @__asan_load4_noabort(i32 %1287)
  %1288 = load i32, ptr %arrayidx5454.i, align 4
  %add5455.i = add i32 %1288, 18
  tail call void %1284(ptr noundef %adev, i32 noundef %add5455.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5462.i

cond.false5456.i:                                 ; preds = %land.lhs.true5440.i.cond.false5456.i_crit_edge, %land.lhs.true5435.i.cond.false5456.i_crit_edge, %if.then5430.i.cond.false5456.i_crit_edge
  %1289 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1289)
  %1290 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5460.i = getelementptr i32, ptr %1290, i32 1
  %1291 = ptrtoint ptr %arrayidx5460.i to i32
  call void @__asan_load4_noabort(i32 %1291)
  %1292 = load i32, ptr %arrayidx5460.i, align 4
  %add5461.i = add i32 %1292, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5461.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end5462.i

cond.end5462.i:                                   ; preds = %cond.false5456.i, %cond.true5446.i
  %1293 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1293)
  %1294 = load i32, ptr %virt, align 8
  %and5465.i = and i32 %1294, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5465.i)
  %tobool5466.not.i = icmp eq i32 %and5465.i, 0
  br i1 %tobool5466.not.i, label %cond.end5462.i.cond.false5569.i_crit_edge, label %land.lhs.true5467.i

cond.end5462.i.cond.false5569.i_crit_edge:        ; preds = %cond.end5462.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

land.lhs.true5467.i:                              ; preds = %cond.end5462.i
  %funcs5470.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1295 = ptrtoint ptr %funcs5470.i to i32
  call void @__asan_load4_noabort(i32 %1295)
  %1296 = load ptr, ptr %funcs5470.i, align 4
  %tobool5471.not.i = icmp eq ptr %1296, null
  br i1 %tobool5471.not.i, label %land.lhs.true5467.i.cond.false5569.i_crit_edge, label %land.lhs.true5472.i

land.lhs.true5467.i.cond.false5569.i_crit_edge:   ; preds = %land.lhs.true5467.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

land.lhs.true5472.i:                              ; preds = %land.lhs.true5467.i
  %sriov_wreg5476.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1296, i32 0, i32 12
  %1297 = ptrtoint ptr %sriov_wreg5476.i to i32
  call void @__asan_load4_noabort(i32 %1297)
  %1298 = load ptr, ptr %sriov_wreg5476.i, align 4
  %tobool5477.not.i = icmp eq ptr %1298, null
  br i1 %tobool5477.not.i, label %land.lhs.true5472.i.cond.false5569.i_crit_edge, label %cond.true5478.i

land.lhs.true5472.i.cond.false5569.i_crit_edge:   ; preds = %land.lhs.true5472.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

cond.true5478.i:                                  ; preds = %land.lhs.true5472.i
  %1299 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1299)
  %1300 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5486.i = getelementptr i32, ptr %1300, i32 1
  %1301 = ptrtoint ptr %arrayidx5486.i to i32
  call void @__asan_load4_noabort(i32 %1301)
  %1302 = load i32, ptr %arrayidx5486.i, align 4
  %add5487.i = add i32 %1302, 17
  %1303 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1303)
  %1304 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5497.i = getelementptr i32, ptr %1304, i32 1
  %1305 = ptrtoint ptr %arrayidx5497.i to i32
  call void @__asan_load4_noabort(i32 %1305)
  %1306 = load i32, ptr %arrayidx5497.i, align 4
  %add5498.i = shl i32 %1306, 2
  %shl5499.i = add i32 %add5498.i, 1292
  %and5500.i = and i32 %shl5499.i, 1048572
  %1307 = add nsw i32 %and5500.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1307)
  %1308 = icmp ult i32 %1307, 9728
  %1309 = add nsw i32 %and5500.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1309)
  %1310 = icmp ult i32 %1309, 9728
  %1311 = add nsw i32 %and5500.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1311)
  %1312 = icmp ult i32 %1311, 1536
  br i1 %1308, label %cond.true5478.i.if.end5564.i_crit_edge, label %if.else5541.i

cond.true5478.i.if.end5564.i_crit_edge:           ; preds = %cond.true5478.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5564.i

if.else5541.i:                                    ; preds = %cond.true5478.i
  %1313 = add nsw i32 %and5500.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1313)
  %1314 = icmp ult i32 %1313, 1536
  br i1 %1314, label %if.then5543.i, label %if.else5547.i

if.then5543.i:                                    ; preds = %if.else5541.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5546.i = add nuw nsw i32 %and5500.i, 67584
  br label %if.end5564.i

if.else5547.i:                                    ; preds = %if.else5541.i
  br i1 %1310, label %if.else5547.i.if.end5564.i_crit_edge, label %if.else5553.i

if.else5547.i.if.end5564.i_crit_edge:             ; preds = %if.else5547.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5564.i

if.else5553.i:                                    ; preds = %if.else5547.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5558.i = add nsw i32 %and5500.i, -98304
  %spec.select10830.i = select i1 %1312, i32 %add5558.i, i32 %and5500.i
  br label %if.end5564.i

if.end5564.i:                                     ; preds = %if.else5553.i, %if.else5547.i.if.end5564.i_crit_edge, %if.then5543.i, %cond.true5478.i.if.end5564.i_crit_edge
  %internal_reg_offset5488.0.i = phi i32 [ %add5546.i, %if.then5543.i ], [ %spec.select10830.i, %if.else5553.i ], [ %1307, %cond.true5478.i.if.end5564.i_crit_edge ], [ %1309, %if.else5547.i.if.end5564.i_crit_edge ]
  %1315 = shl i32 %internal_reg_offset5488.0.i, 14
  %shl5567.i = and i32 %1315, -65536
  %or5568.i = or i32 %shl5567.i, 1
  tail call void %1298(ptr noundef %adev, i32 noundef %add5487.i, i32 noundef %or5568.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5752.i

cond.false5569.i:                                 ; preds = %land.lhs.true5472.i.cond.false5569.i_crit_edge, %land.lhs.true5467.i.cond.false5569.i_crit_edge, %cond.end5462.i.cond.false5569.i_crit_edge
  %1316 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1316)
  %1317 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5573.i = getelementptr i32, ptr %1317, i32 1
  %1318 = ptrtoint ptr %arrayidx5573.i to i32
  call void @__asan_load4_noabort(i32 %1318)
  %1319 = load i32, ptr %arrayidx5573.i, align 4
  %add5574.i = add i32 %1319, 17
  %1320 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1320)
  %1321 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5584.i = getelementptr i32, ptr %1321, i32 1
  %1322 = ptrtoint ptr %arrayidx5584.i to i32
  call void @__asan_load4_noabort(i32 %1322)
  %1323 = load i32, ptr %arrayidx5584.i, align 4
  %add5585.i = shl i32 %1323, 2
  %shl5586.i = add i32 %add5585.i, 1292
  %and5587.i = and i32 %shl5586.i, 1048572
  %1324 = add nsw i32 %and5587.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1324)
  %1325 = icmp ult i32 %1324, 9728
  %1326 = add nsw i32 %and5587.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1326)
  %1327 = icmp ult i32 %1326, 9728
  %1328 = add nsw i32 %and5587.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1328)
  %1329 = icmp ult i32 %1328, 1536
  br i1 %1325, label %cond.false5569.i.if.end5651.i_crit_edge, label %if.else5628.i

cond.false5569.i.if.end5651.i_crit_edge:          ; preds = %cond.false5569.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5651.i

if.else5628.i:                                    ; preds = %cond.false5569.i
  %1330 = add nsw i32 %and5587.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1330)
  %1331 = icmp ult i32 %1330, 1536
  br i1 %1331, label %if.then5630.i, label %if.else5634.i

if.then5630.i:                                    ; preds = %if.else5628.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5633.i = add nuw nsw i32 %and5587.i, 67584
  br label %if.end5651.i

if.else5634.i:                                    ; preds = %if.else5628.i
  br i1 %1327, label %if.else5634.i.if.end5651.i_crit_edge, label %if.else5640.i

if.else5634.i.if.end5651.i_crit_edge:             ; preds = %if.else5634.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5651.i

if.else5640.i:                                    ; preds = %if.else5634.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5645.i = add nsw i32 %and5587.i, -98304
  %spec.select10831.i = select i1 %1329, i32 %add5645.i, i32 %and5587.i
  br label %if.end5651.i

if.end5651.i:                                     ; preds = %if.else5640.i, %if.else5634.i.if.end5651.i_crit_edge, %if.then5630.i, %cond.false5569.i.if.end5651.i_crit_edge
  %internal_reg_offset5575.0.i = phi i32 [ %add5633.i, %if.then5630.i ], [ %spec.select10831.i, %if.else5640.i ], [ %1324, %cond.false5569.i.if.end5651.i_crit_edge ], [ %1326, %if.else5634.i.if.end5651.i_crit_edge ]
  %1332 = shl i32 %internal_reg_offset5575.0.i, 14
  %shl5654.i = and i32 %1332, -65536
  %or5655.i = or i32 %shl5654.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5574.i, i32 noundef %or5655.i, i32 noundef 0) #7
  br label %if.then5752.i

if.else5657.i:                                    ; preds = %if.else5400.i, %if.else5394.i.if.else5657.i_crit_edge, %if.then5390.i, %if.end5089.i.if.else5657.i_crit_edge
  %internal_reg_offset5335.0.i = phi i32 [ %add5393.i, %if.then5390.i ], [ %spec.select10829.i, %if.else5400.i ], [ %1271, %if.end5089.i.if.else5657.i_crit_edge ], [ %1273, %if.else5394.i.if.else5657.i_crit_edge ]
  %shr5413.i = lshr i32 %internal_reg_offset5335.0.i, 2
  %1333 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1333)
  %1334 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5418.i = getelementptr i32, ptr %1334, i32 1
  store ptr %incdec.ptr5418.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1335 = ptrtoint ptr %1334 to i32
  call void @__asan_store4_noabort(i32 %1335)
  store i32 %shr5413.i, ptr %1334, align 4
  %1336 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5423.i = getelementptr i32, ptr %1336, i32 1
  store ptr %incdec.ptr5423.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1337 = ptrtoint ptr %1336 to i32
  call void @__asan_store4_noabort(i32 %1337)
  store i32 0, ptr %1336, align 4
  %1338 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1338)
  %1339 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5667.i = getelementptr i32, ptr %1339, i32 1
  %1340 = ptrtoint ptr %arrayidx5667.i to i32
  call void @__asan_load4_noabort(i32 %1340)
  %1341 = load i32, ptr %arrayidx5667.i, align 4
  %add5668.i = shl i32 %1341, 2
  %shl5669.i = add i32 %add5668.i, 1292
  %and5670.i = and i32 %shl5669.i, 1048572
  %1342 = add nsw i32 %and5670.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1342)
  %1343 = icmp ult i32 %1342, 9728
  %1344 = add nsw i32 %and5670.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1344)
  %1345 = icmp ult i32 %1344, 9728
  %1346 = add nsw i32 %and5670.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1346)
  %1347 = icmp ult i32 %1346, 1536
  br i1 %1343, label %if.else5657.i.if.else5997.i_crit_edge, label %if.else5711.i

if.else5657.i.if.else5997.i_crit_edge:            ; preds = %if.else5657.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5997.i

if.else5711.i:                                    ; preds = %if.else5657.i
  %1348 = add nsw i32 %and5670.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1348)
  %1349 = icmp ult i32 %1348, 1536
  br i1 %1349, label %if.then5713.i, label %if.else5717.i

if.then5713.i:                                    ; preds = %if.else5711.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5716.i = add nuw nsw i32 %and5670.i, 67584
  br label %if.else5997.i

if.else5717.i:                                    ; preds = %if.else5711.i
  br i1 %1345, label %if.else5717.i.if.else5997.i_crit_edge, label %if.else5723.i

if.else5717.i.if.else5997.i_crit_edge:            ; preds = %if.else5717.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5997.i

if.else5723.i:                                    ; preds = %if.else5717.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5728.i = add nsw i32 %and5670.i, -98304
  %spec.select10832.i = select i1 %1347, i32 %add5728.i, i32 %and5670.i
  br label %if.else5997.i

if.then5752.i:                                    ; preds = %if.end5651.i, %if.end5564.i
  %1350 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1350)
  %1351 = load i32, ptr %virt, align 8
  %and5755.i = and i32 %1351, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5755.i)
  %tobool5756.not.i = icmp eq i32 %and5755.i, 0
  br i1 %tobool5756.not.i, label %if.then5752.i.cond.false5787.i_crit_edge, label %land.lhs.true5757.i

if.then5752.i.cond.false5787.i_crit_edge:         ; preds = %if.then5752.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

land.lhs.true5757.i:                              ; preds = %if.then5752.i
  %funcs5760.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1352 = ptrtoint ptr %funcs5760.i to i32
  call void @__asan_load4_noabort(i32 %1352)
  %1353 = load ptr, ptr %funcs5760.i, align 4
  %tobool5761.not.i = icmp eq ptr %1353, null
  br i1 %tobool5761.not.i, label %land.lhs.true5757.i.cond.false5787.i_crit_edge, label %land.lhs.true5762.i

land.lhs.true5757.i.cond.false5787.i_crit_edge:   ; preds = %land.lhs.true5757.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

land.lhs.true5762.i:                              ; preds = %land.lhs.true5757.i
  %sriov_wreg5766.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1353, i32 0, i32 12
  %1354 = ptrtoint ptr %sriov_wreg5766.i to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load ptr, ptr %sriov_wreg5766.i, align 4
  %tobool5767.not.i = icmp eq ptr %1355, null
  br i1 %tobool5767.not.i, label %land.lhs.true5762.i.cond.false5787.i_crit_edge, label %cond.true5768.i

land.lhs.true5762.i.cond.false5787.i_crit_edge:   ; preds = %land.lhs.true5762.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

cond.true5768.i:                                  ; preds = %land.lhs.true5762.i
  call void @__sanitizer_cov_trace_pc() #9
  %1356 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1356)
  %1357 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5776.i = getelementptr i32, ptr %1357, i32 1
  %1358 = ptrtoint ptr %arrayidx5776.i to i32
  call void @__asan_load4_noabort(i32 %1358)
  %1359 = load i32, ptr %arrayidx5776.i, align 4
  %add5777.i = add i32 %1359, 18
  %gpu_addr5781.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1360 = ptrtoint ptr %gpu_addr5781.i to i32
  call void @__asan_load8_noabort(i32 %1360)
  %1361 = load i64, ptr %gpu_addr5781.i, align 8
  %1362 = trunc i64 %1361 to i32
  %1363 = add i32 %offset.0.ph.i, 131072
  %conv5786.i = add i32 %1363, %1362
  tail call void %1355(ptr noundef %adev, i32 noundef %add5777.i, i32 noundef %conv5786.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5802.i

cond.false5787.i:                                 ; preds = %land.lhs.true5762.i.cond.false5787.i_crit_edge, %land.lhs.true5757.i.cond.false5787.i_crit_edge, %if.then5752.i.cond.false5787.i_crit_edge
  %1364 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1364)
  %1365 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5791.i = getelementptr i32, ptr %1365, i32 1
  %1366 = ptrtoint ptr %arrayidx5791.i to i32
  call void @__asan_load4_noabort(i32 %1366)
  %1367 = load i32, ptr %arrayidx5791.i, align 4
  %add5792.i = add i32 %1367, 18
  %gpu_addr5796.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1368 = ptrtoint ptr %gpu_addr5796.i to i32
  call void @__asan_load8_noabort(i32 %1368)
  %1369 = load i64, ptr %gpu_addr5796.i, align 8
  %1370 = trunc i64 %1369 to i32
  %1371 = add i32 %offset.0.ph.i, 131072
  %conv5801.i = add i32 %1371, %1370
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5792.i, i32 noundef %conv5801.i, i32 noundef 0) #7
  br label %cond.end5802.i

cond.end5802.i:                                   ; preds = %cond.false5787.i, %cond.true5768.i
  %1372 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1372)
  %1373 = load i32, ptr %virt, align 8
  %and5805.i = and i32 %1373, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5805.i)
  %tobool5806.not.i = icmp eq i32 %and5805.i, 0
  br i1 %tobool5806.not.i, label %cond.end5802.i.cond.false5909.i_crit_edge, label %land.lhs.true5807.i

cond.end5802.i.cond.false5909.i_crit_edge:        ; preds = %cond.end5802.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

land.lhs.true5807.i:                              ; preds = %cond.end5802.i
  %funcs5810.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1374 = ptrtoint ptr %funcs5810.i to i32
  call void @__asan_load4_noabort(i32 %1374)
  %1375 = load ptr, ptr %funcs5810.i, align 4
  %tobool5811.not.i = icmp eq ptr %1375, null
  br i1 %tobool5811.not.i, label %land.lhs.true5807.i.cond.false5909.i_crit_edge, label %land.lhs.true5812.i

land.lhs.true5807.i.cond.false5909.i_crit_edge:   ; preds = %land.lhs.true5807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

land.lhs.true5812.i:                              ; preds = %land.lhs.true5807.i
  %sriov_wreg5816.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1375, i32 0, i32 12
  %1376 = ptrtoint ptr %sriov_wreg5816.i to i32
  call void @__asan_load4_noabort(i32 %1376)
  %1377 = load ptr, ptr %sriov_wreg5816.i, align 4
  %tobool5817.not.i = icmp eq ptr %1377, null
  br i1 %tobool5817.not.i, label %land.lhs.true5812.i.cond.false5909.i_crit_edge, label %cond.true5818.i

land.lhs.true5812.i.cond.false5909.i_crit_edge:   ; preds = %land.lhs.true5812.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

cond.true5818.i:                                  ; preds = %land.lhs.true5812.i
  %1378 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1378)
  %1379 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5826.i = getelementptr i32, ptr %1379, i32 1
  %1380 = ptrtoint ptr %arrayidx5826.i to i32
  call void @__asan_load4_noabort(i32 %1380)
  %1381 = load i32, ptr %arrayidx5826.i, align 4
  %add5827.i = add i32 %1381, 17
  %1382 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1382)
  %1383 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5837.i = getelementptr i32, ptr %1383, i32 1
  %1384 = ptrtoint ptr %arrayidx5837.i to i32
  call void @__asan_load4_noabort(i32 %1384)
  %1385 = load i32, ptr %arrayidx5837.i, align 4
  %add5838.i = shl i32 %1385, 2
  %shl5839.i = add i32 %add5838.i, 4528
  %and5840.i = and i32 %shl5839.i, 1048572
  %1386 = add nsw i32 %and5840.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1386)
  %1387 = icmp ult i32 %1386, 9728
  %1388 = add nsw i32 %and5840.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1388)
  %1389 = icmp ult i32 %1388, 9728
  %1390 = add nsw i32 %and5840.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1390)
  %1391 = icmp ult i32 %1390, 1536
  br i1 %1387, label %cond.true5818.i.if.end5904.i_crit_edge, label %if.else5881.i

cond.true5818.i.if.end5904.i_crit_edge:           ; preds = %cond.true5818.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5904.i

if.else5881.i:                                    ; preds = %cond.true5818.i
  %1392 = add nsw i32 %and5840.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1392)
  %1393 = icmp ult i32 %1392, 1536
  br i1 %1393, label %if.then5883.i, label %if.else5887.i

if.then5883.i:                                    ; preds = %if.else5881.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5886.i = add nuw nsw i32 %and5840.i, 67584
  br label %if.end5904.i

if.else5887.i:                                    ; preds = %if.else5881.i
  br i1 %1389, label %if.else5887.i.if.end5904.i_crit_edge, label %if.else5893.i

if.else5887.i.if.end5904.i_crit_edge:             ; preds = %if.else5887.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5904.i

if.else5893.i:                                    ; preds = %if.else5887.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5898.i = add nsw i32 %and5840.i, -98304
  %spec.select10833.i = select i1 %1391, i32 %add5898.i, i32 %and5840.i
  br label %if.end5904.i

if.end5904.i:                                     ; preds = %if.else5893.i, %if.else5887.i.if.end5904.i_crit_edge, %if.then5883.i, %cond.true5818.i.if.end5904.i_crit_edge
  %internal_reg_offset5828.0.i = phi i32 [ %add5886.i, %if.then5883.i ], [ %spec.select10833.i, %if.else5893.i ], [ %1386, %cond.true5818.i.if.end5904.i_crit_edge ], [ %1388, %if.else5887.i.if.end5904.i_crit_edge ]
  %1394 = shl i32 %internal_reg_offset5828.0.i, 14
  %shl5907.i = and i32 %1394, -65536
  %or5908.i = or i32 %shl5907.i, 1
  tail call void %1377(ptr noundef %adev, i32 noundef %add5827.i, i32 noundef %or5908.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6101.i

cond.false5909.i:                                 ; preds = %land.lhs.true5812.i.cond.false5909.i_crit_edge, %land.lhs.true5807.i.cond.false5909.i_crit_edge, %cond.end5802.i.cond.false5909.i_crit_edge
  %1395 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1395)
  %1396 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5913.i = getelementptr i32, ptr %1396, i32 1
  %1397 = ptrtoint ptr %arrayidx5913.i to i32
  call void @__asan_load4_noabort(i32 %1397)
  %1398 = load i32, ptr %arrayidx5913.i, align 4
  %add5914.i = add i32 %1398, 17
  %1399 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1399)
  %1400 = load ptr, ptr %arrayidx1, align 8
  %arrayidx5924.i = getelementptr i32, ptr %1400, i32 1
  %1401 = ptrtoint ptr %arrayidx5924.i to i32
  call void @__asan_load4_noabort(i32 %1401)
  %1402 = load i32, ptr %arrayidx5924.i, align 4
  %add5925.i = shl i32 %1402, 2
  %shl5926.i = add i32 %add5925.i, 4528
  %and5927.i = and i32 %shl5926.i, 1048572
  %1403 = add nsw i32 %and5927.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1403)
  %1404 = icmp ult i32 %1403, 9728
  %1405 = add nsw i32 %and5927.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1405)
  %1406 = icmp ult i32 %1405, 9728
  %1407 = add nsw i32 %and5927.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1407)
  %1408 = icmp ult i32 %1407, 1536
  br i1 %1404, label %cond.false5909.i.if.end5991.i_crit_edge, label %if.else5968.i

cond.false5909.i.if.end5991.i_crit_edge:          ; preds = %cond.false5909.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5991.i

if.else5968.i:                                    ; preds = %cond.false5909.i
  %1409 = add nsw i32 %and5927.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1409)
  %1410 = icmp ult i32 %1409, 1536
  br i1 %1410, label %if.then5970.i, label %if.else5974.i

if.then5970.i:                                    ; preds = %if.else5968.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5973.i = add nuw nsw i32 %and5927.i, 67584
  br label %if.end5991.i

if.else5974.i:                                    ; preds = %if.else5968.i
  br i1 %1406, label %if.else5974.i.if.end5991.i_crit_edge, label %if.else5980.i

if.else5974.i.if.end5991.i_crit_edge:             ; preds = %if.else5974.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5991.i

if.else5980.i:                                    ; preds = %if.else5974.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5985.i = add nsw i32 %and5927.i, -98304
  %spec.select10834.i = select i1 %1408, i32 %add5985.i, i32 %and5927.i
  br label %if.end5991.i

if.end5991.i:                                     ; preds = %if.else5980.i, %if.else5974.i.if.end5991.i_crit_edge, %if.then5970.i, %cond.false5909.i.if.end5991.i_crit_edge
  %internal_reg_offset5915.0.i = phi i32 [ %add5973.i, %if.then5970.i ], [ %spec.select10834.i, %if.else5980.i ], [ %1403, %cond.false5909.i.if.end5991.i_crit_edge ], [ %1405, %if.else5974.i.if.end5991.i_crit_edge ]
  %1411 = shl i32 %internal_reg_offset5915.0.i, 14
  %shl5994.i = and i32 %1411, -65536
  %or5995.i = or i32 %shl5994.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5914.i, i32 noundef %or5995.i, i32 noundef 0) #7
  br label %if.then6101.i

if.else5997.i:                                    ; preds = %if.else5723.i, %if.else5717.i.if.else5997.i_crit_edge, %if.then5713.i, %if.else5657.i.if.else5997.i_crit_edge
  %internal_reg_offset5658.0.i = phi i32 [ %add5716.i, %if.then5713.i ], [ %spec.select10832.i, %if.else5723.i ], [ %1342, %if.else5657.i.if.else5997.i_crit_edge ], [ %1344, %if.else5717.i.if.else5997.i_crit_edge ]
  %shr5736.i = lshr i32 %internal_reg_offset5658.0.i, 2
  %1412 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1412)
  %1413 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5741.i = getelementptr i32, ptr %1413, i32 1
  store ptr %incdec.ptr5741.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1414 = ptrtoint ptr %1413 to i32
  call void @__asan_store4_noabort(i32 %1414)
  store i32 %shr5736.i, ptr %1413, align 4
  %1415 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5746.i = getelementptr i32, ptr %1415, i32 1
  store ptr %incdec.ptr5746.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1416 = ptrtoint ptr %1415 to i32
  call void @__asan_store4_noabort(i32 %1416)
  store i32 131072, ptr %1415, align 4
  %1417 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1417)
  %1418 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6007.i = getelementptr i32, ptr %1418, i32 1
  %1419 = ptrtoint ptr %arrayidx6007.i to i32
  call void @__asan_load4_noabort(i32 %1419)
  %1420 = load i32, ptr %arrayidx6007.i, align 4
  %add6008.i = shl i32 %1420, 2
  %shl6009.i = add i32 %add6008.i, 4528
  %and6010.i = and i32 %shl6009.i, 1048572
  %1421 = add nsw i32 %and6010.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1421)
  %1422 = icmp ult i32 %1421, 9728
  %1423 = add nsw i32 %and6010.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1423)
  %1424 = icmp ult i32 %1423, 9728
  %1425 = add nsw i32 %and6010.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1425)
  %1426 = icmp ult i32 %1425, 1536
  br i1 %1422, label %if.else5997.i.if.else6348.i_crit_edge, label %if.else6051.i

if.else5997.i.if.else6348.i_crit_edge:            ; preds = %if.else5997.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6348.i

if.else6051.i:                                    ; preds = %if.else5997.i
  %1427 = add nsw i32 %and6010.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1427)
  %1428 = icmp ult i32 %1427, 1536
  br i1 %1428, label %if.then6053.i, label %if.else6057.i

if.then6053.i:                                    ; preds = %if.else6051.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6056.i = add nuw nsw i32 %and6010.i, 67584
  br label %if.else6348.i

if.else6057.i:                                    ; preds = %if.else6051.i
  br i1 %1424, label %if.else6057.i.if.else6348.i_crit_edge, label %if.else6063.i

if.else6057.i.if.else6348.i_crit_edge:            ; preds = %if.else6057.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6348.i

if.else6063.i:                                    ; preds = %if.else6057.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6068.i = add nsw i32 %and6010.i, -98304
  %spec.select10835.i = select i1 %1426, i32 %add6068.i, i32 %and6010.i
  br label %if.else6348.i

if.then6101.i:                                    ; preds = %if.end5991.i, %if.end5904.i
  %1429 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1429)
  %1430 = load i32, ptr %virt, align 8
  %and6104.i = and i32 %1430, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6104.i)
  %tobool6105.not.i = icmp eq i32 %and6104.i, 0
  br i1 %tobool6105.not.i, label %if.then6101.i.cond.false6137.i_crit_edge, label %land.lhs.true6106.i

if.then6101.i.cond.false6137.i_crit_edge:         ; preds = %if.then6101.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

land.lhs.true6106.i:                              ; preds = %if.then6101.i
  %funcs6109.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1431 = ptrtoint ptr %funcs6109.i to i32
  call void @__asan_load4_noabort(i32 %1431)
  %1432 = load ptr, ptr %funcs6109.i, align 4
  %tobool6110.not.i = icmp eq ptr %1432, null
  br i1 %tobool6110.not.i, label %land.lhs.true6106.i.cond.false6137.i_crit_edge, label %land.lhs.true6111.i

land.lhs.true6106.i.cond.false6137.i_crit_edge:   ; preds = %land.lhs.true6106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

land.lhs.true6111.i:                              ; preds = %land.lhs.true6106.i
  %sriov_wreg6115.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1432, i32 0, i32 12
  %1433 = ptrtoint ptr %sriov_wreg6115.i to i32
  call void @__asan_load4_noabort(i32 %1433)
  %1434 = load ptr, ptr %sriov_wreg6115.i, align 4
  %tobool6116.not.i = icmp eq ptr %1434, null
  br i1 %tobool6116.not.i, label %land.lhs.true6111.i.cond.false6137.i_crit_edge, label %cond.true6117.i

land.lhs.true6111.i.cond.false6137.i_crit_edge:   ; preds = %land.lhs.true6111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

cond.true6117.i:                                  ; preds = %land.lhs.true6111.i
  call void @__sanitizer_cov_trace_pc() #9
  %1435 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1435)
  %1436 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6125.i = getelementptr i32, ptr %1436, i32 1
  %1437 = ptrtoint ptr %arrayidx6125.i to i32
  call void @__asan_load4_noabort(i32 %1437)
  %1438 = load i32, ptr %arrayidx6125.i, align 4
  %add6126.i = add i32 %1438, 18
  %gpu_addr6130.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1439 = ptrtoint ptr %gpu_addr6130.i to i32
  call void @__asan_load8_noabort(i32 %1439)
  %1440 = load i64, ptr %gpu_addr6130.i, align 8
  %conv6131.i = zext i32 %offset.0.ph.i to i64
  %add6132.i = add nuw nsw i64 %conv6131.i, 131072
  %add6133.i = add i64 %add6132.i, %1440
  %shr6134.i = lshr i64 %add6133.i, 32
  %conv6136.i = trunc i64 %shr6134.i to i32
  tail call void %1434(ptr noundef %adev, i32 noundef %add6126.i, i32 noundef %conv6136.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6153.i

cond.false6137.i:                                 ; preds = %land.lhs.true6111.i.cond.false6137.i_crit_edge, %land.lhs.true6106.i.cond.false6137.i_crit_edge, %if.then6101.i.cond.false6137.i_crit_edge
  %1441 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1441)
  %1442 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6141.i = getelementptr i32, ptr %1442, i32 1
  %1443 = ptrtoint ptr %arrayidx6141.i to i32
  call void @__asan_load4_noabort(i32 %1443)
  %1444 = load i32, ptr %arrayidx6141.i, align 4
  %add6142.i = add i32 %1444, 18
  %gpu_addr6146.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1445 = ptrtoint ptr %gpu_addr6146.i to i32
  call void @__asan_load8_noabort(i32 %1445)
  %1446 = load i64, ptr %gpu_addr6146.i, align 8
  %conv6147.i = zext i32 %offset.0.ph.i to i64
  %add6148.i = add nuw nsw i64 %conv6147.i, 131072
  %add6149.i = add i64 %add6148.i, %1446
  %shr6150.i = lshr i64 %add6149.i, 32
  %conv6152.i = trunc i64 %shr6150.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6142.i, i32 noundef %conv6152.i, i32 noundef 0) #7
  br label %cond.end6153.i

cond.end6153.i:                                   ; preds = %cond.false6137.i, %cond.true6117.i
  %1447 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1447)
  %1448 = load i32, ptr %virt, align 8
  %and6156.i = and i32 %1448, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6156.i)
  %tobool6157.not.i = icmp eq i32 %and6156.i, 0
  br i1 %tobool6157.not.i, label %cond.end6153.i.cond.false6260.i_crit_edge, label %land.lhs.true6158.i

cond.end6153.i.cond.false6260.i_crit_edge:        ; preds = %cond.end6153.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

land.lhs.true6158.i:                              ; preds = %cond.end6153.i
  %funcs6161.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1449 = ptrtoint ptr %funcs6161.i to i32
  call void @__asan_load4_noabort(i32 %1449)
  %1450 = load ptr, ptr %funcs6161.i, align 4
  %tobool6162.not.i = icmp eq ptr %1450, null
  br i1 %tobool6162.not.i, label %land.lhs.true6158.i.cond.false6260.i_crit_edge, label %land.lhs.true6163.i

land.lhs.true6158.i.cond.false6260.i_crit_edge:   ; preds = %land.lhs.true6158.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

land.lhs.true6163.i:                              ; preds = %land.lhs.true6158.i
  %sriov_wreg6167.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1450, i32 0, i32 12
  %1451 = ptrtoint ptr %sriov_wreg6167.i to i32
  call void @__asan_load4_noabort(i32 %1451)
  %1452 = load ptr, ptr %sriov_wreg6167.i, align 4
  %tobool6168.not.i = icmp eq ptr %1452, null
  br i1 %tobool6168.not.i, label %land.lhs.true6163.i.cond.false6260.i_crit_edge, label %cond.true6169.i

land.lhs.true6163.i.cond.false6260.i_crit_edge:   ; preds = %land.lhs.true6163.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

cond.true6169.i:                                  ; preds = %land.lhs.true6163.i
  %1453 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1453)
  %1454 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6177.i = getelementptr i32, ptr %1454, i32 1
  %1455 = ptrtoint ptr %arrayidx6177.i to i32
  call void @__asan_load4_noabort(i32 %1455)
  %1456 = load i32, ptr %arrayidx6177.i, align 4
  %add6178.i = add i32 %1456, 17
  %1457 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1457)
  %1458 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6188.i = getelementptr i32, ptr %1458, i32 1
  %1459 = ptrtoint ptr %arrayidx6188.i to i32
  call void @__asan_load4_noabort(i32 %1459)
  %1460 = load i32, ptr %arrayidx6188.i, align 4
  %add6189.i = shl i32 %1460, 2
  %shl6190.i = add i32 %add6189.i, 4532
  %and6191.i = and i32 %shl6190.i, 1048572
  %1461 = add nsw i32 %and6191.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1461)
  %1462 = icmp ult i32 %1461, 9728
  %1463 = add nsw i32 %and6191.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1463)
  %1464 = icmp ult i32 %1463, 9728
  %1465 = add nsw i32 %and6191.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1465)
  %1466 = icmp ult i32 %1465, 1536
  br i1 %1462, label %cond.true6169.i.if.end6255.i_crit_edge, label %if.else6232.i

cond.true6169.i.if.end6255.i_crit_edge:           ; preds = %cond.true6169.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6255.i

if.else6232.i:                                    ; preds = %cond.true6169.i
  %1467 = add nsw i32 %and6191.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1467)
  %1468 = icmp ult i32 %1467, 1536
  br i1 %1468, label %if.then6234.i, label %if.else6238.i

if.then6234.i:                                    ; preds = %if.else6232.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6237.i = add nuw nsw i32 %and6191.i, 67584
  br label %if.end6255.i

if.else6238.i:                                    ; preds = %if.else6232.i
  br i1 %1464, label %if.else6238.i.if.end6255.i_crit_edge, label %if.else6244.i

if.else6238.i.if.end6255.i_crit_edge:             ; preds = %if.else6238.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6255.i

if.else6244.i:                                    ; preds = %if.else6238.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6249.i = add nsw i32 %and6191.i, -98304
  %spec.select10836.i = select i1 %1466, i32 %add6249.i, i32 %and6191.i
  br label %if.end6255.i

if.end6255.i:                                     ; preds = %if.else6244.i, %if.else6238.i.if.end6255.i_crit_edge, %if.then6234.i, %cond.true6169.i.if.end6255.i_crit_edge
  %internal_reg_offset6179.0.i = phi i32 [ %add6237.i, %if.then6234.i ], [ %spec.select10836.i, %if.else6244.i ], [ %1461, %cond.true6169.i.if.end6255.i_crit_edge ], [ %1463, %if.else6238.i.if.end6255.i_crit_edge ]
  %1469 = shl i32 %internal_reg_offset6179.0.i, 14
  %shl6258.i = and i32 %1469, -65536
  %or6259.i = or i32 %shl6258.i, 1
  tail call void %1452(ptr noundef %adev, i32 noundef %add6178.i, i32 noundef %or6259.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6453.i

cond.false6260.i:                                 ; preds = %land.lhs.true6163.i.cond.false6260.i_crit_edge, %land.lhs.true6158.i.cond.false6260.i_crit_edge, %cond.end6153.i.cond.false6260.i_crit_edge
  %1470 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1470)
  %1471 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6264.i = getelementptr i32, ptr %1471, i32 1
  %1472 = ptrtoint ptr %arrayidx6264.i to i32
  call void @__asan_load4_noabort(i32 %1472)
  %1473 = load i32, ptr %arrayidx6264.i, align 4
  %add6265.i = add i32 %1473, 17
  %1474 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1474)
  %1475 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6275.i = getelementptr i32, ptr %1475, i32 1
  %1476 = ptrtoint ptr %arrayidx6275.i to i32
  call void @__asan_load4_noabort(i32 %1476)
  %1477 = load i32, ptr %arrayidx6275.i, align 4
  %add6276.i = shl i32 %1477, 2
  %shl6277.i = add i32 %add6276.i, 4532
  %and6278.i = and i32 %shl6277.i, 1048572
  %1478 = add nsw i32 %and6278.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1478)
  %1479 = icmp ult i32 %1478, 9728
  %1480 = add nsw i32 %and6278.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1480)
  %1481 = icmp ult i32 %1480, 9728
  %1482 = add nsw i32 %and6278.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1482)
  %1483 = icmp ult i32 %1482, 1536
  br i1 %1479, label %cond.false6260.i.if.end6342.i_crit_edge, label %if.else6319.i

cond.false6260.i.if.end6342.i_crit_edge:          ; preds = %cond.false6260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6342.i

if.else6319.i:                                    ; preds = %cond.false6260.i
  %1484 = add nsw i32 %and6278.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1484)
  %1485 = icmp ult i32 %1484, 1536
  br i1 %1485, label %if.then6321.i, label %if.else6325.i

if.then6321.i:                                    ; preds = %if.else6319.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6324.i = add nuw nsw i32 %and6278.i, 67584
  br label %if.end6342.i

if.else6325.i:                                    ; preds = %if.else6319.i
  br i1 %1481, label %if.else6325.i.if.end6342.i_crit_edge, label %if.else6331.i

if.else6325.i.if.end6342.i_crit_edge:             ; preds = %if.else6325.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6342.i

if.else6331.i:                                    ; preds = %if.else6325.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6336.i = add nsw i32 %and6278.i, -98304
  %spec.select10837.i = select i1 %1483, i32 %add6336.i, i32 %and6278.i
  br label %if.end6342.i

if.end6342.i:                                     ; preds = %if.else6331.i, %if.else6325.i.if.end6342.i_crit_edge, %if.then6321.i, %cond.false6260.i.if.end6342.i_crit_edge
  %internal_reg_offset6266.0.i = phi i32 [ %add6324.i, %if.then6321.i ], [ %spec.select10837.i, %if.else6331.i ], [ %1478, %cond.false6260.i.if.end6342.i_crit_edge ], [ %1480, %if.else6325.i.if.end6342.i_crit_edge ]
  %1486 = shl i32 %internal_reg_offset6266.0.i, 14
  %shl6345.i = and i32 %1486, -65536
  %or6346.i = or i32 %shl6345.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6265.i, i32 noundef %or6346.i, i32 noundef 0) #7
  br label %if.then6453.i

if.else6348.i:                                    ; preds = %if.else6063.i, %if.else6057.i.if.else6348.i_crit_edge, %if.then6053.i, %if.else5997.i.if.else6348.i_crit_edge
  %internal_reg_offset5998.0.i = phi i32 [ %add6056.i, %if.then6053.i ], [ %spec.select10835.i, %if.else6063.i ], [ %1421, %if.else5997.i.if.else6348.i_crit_edge ], [ %1423, %if.else6057.i.if.else6348.i_crit_edge ]
  %shr6076.i = lshr i32 %internal_reg_offset5998.0.i, 2
  %1487 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1487)
  %1488 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6081.i = getelementptr i32, ptr %1488, i32 1
  store ptr %incdec.ptr6081.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1489 = ptrtoint ptr %1488 to i32
  call void @__asan_store4_noabort(i32 %1489)
  store i32 %shr6076.i, ptr %1488, align 4
  %gpu_addr6085.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1490 = ptrtoint ptr %gpu_addr6085.i to i32
  call void @__asan_load8_noabort(i32 %1490)
  %1491 = load i64, ptr %gpu_addr6085.i, align 8
  %1492 = trunc i64 %1491 to i32
  %1493 = add i32 %offset.0.i, 131072
  %conv6090.i = add i32 %1493, %1492
  %1494 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6095.i = getelementptr i32, ptr %1494, i32 1
  store ptr %incdec.ptr6095.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1495 = ptrtoint ptr %1494 to i32
  call void @__asan_store4_noabort(i32 %1495)
  store i32 %conv6090.i, ptr %1494, align 4
  %1496 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1496)
  %1497 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6358.i = getelementptr i32, ptr %1497, i32 1
  %1498 = ptrtoint ptr %arrayidx6358.i to i32
  call void @__asan_load4_noabort(i32 %1498)
  %1499 = load i32, ptr %arrayidx6358.i, align 4
  %add6359.i = shl i32 %1499, 2
  %shl6360.i = add i32 %add6359.i, 4532
  %and6361.i = and i32 %shl6360.i, 1048572
  %1500 = add nsw i32 %and6361.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1500)
  %1501 = icmp ult i32 %1500, 9728
  %1502 = add nsw i32 %and6361.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1502)
  %1503 = icmp ult i32 %1502, 9728
  %1504 = add nsw i32 %and6361.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1504)
  %1505 = icmp ult i32 %1504, 1536
  br i1 %1501, label %if.else6348.i.if.else6680.i_crit_edge, label %if.else6402.i

if.else6348.i.if.else6680.i_crit_edge:            ; preds = %if.else6348.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6680.i

if.else6402.i:                                    ; preds = %if.else6348.i
  %1506 = add nsw i32 %and6361.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1506)
  %1507 = icmp ult i32 %1506, 1536
  br i1 %1507, label %if.then6404.i, label %if.else6408.i

if.then6404.i:                                    ; preds = %if.else6402.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6407.i = add nuw nsw i32 %and6361.i, 67584
  br label %if.else6680.i

if.else6408.i:                                    ; preds = %if.else6402.i
  br i1 %1503, label %if.else6408.i.if.else6680.i_crit_edge, label %if.else6414.i

if.else6408.i.if.else6680.i_crit_edge:            ; preds = %if.else6408.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6680.i

if.else6414.i:                                    ; preds = %if.else6408.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6419.i = add nsw i32 %and6361.i, -98304
  %spec.select10838.i = select i1 %1505, i32 %add6419.i, i32 %and6361.i
  br label %if.else6680.i

if.then6453.i:                                    ; preds = %if.end6342.i, %if.end6255.i
  %1508 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1508)
  %1509 = load i32, ptr %virt, align 8
  %and6456.i = and i32 %1509, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6456.i)
  %tobool6457.not.i = icmp eq i32 %and6456.i, 0
  br i1 %tobool6457.not.i, label %if.then6453.i.cond.false6479.i_crit_edge, label %land.lhs.true6458.i

if.then6453.i.cond.false6479.i_crit_edge:         ; preds = %if.then6453.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

land.lhs.true6458.i:                              ; preds = %if.then6453.i
  %funcs6461.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1510 = ptrtoint ptr %funcs6461.i to i32
  call void @__asan_load4_noabort(i32 %1510)
  %1511 = load ptr, ptr %funcs6461.i, align 4
  %tobool6462.not.i = icmp eq ptr %1511, null
  br i1 %tobool6462.not.i, label %land.lhs.true6458.i.cond.false6479.i_crit_edge, label %land.lhs.true6463.i

land.lhs.true6458.i.cond.false6479.i_crit_edge:   ; preds = %land.lhs.true6458.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

land.lhs.true6463.i:                              ; preds = %land.lhs.true6458.i
  %sriov_wreg6467.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1511, i32 0, i32 12
  %1512 = ptrtoint ptr %sriov_wreg6467.i to i32
  call void @__asan_load4_noabort(i32 %1512)
  %1513 = load ptr, ptr %sriov_wreg6467.i, align 4
  %tobool6468.not.i = icmp eq ptr %1513, null
  br i1 %tobool6468.not.i, label %land.lhs.true6463.i.cond.false6479.i_crit_edge, label %cond.true6469.i

land.lhs.true6463.i.cond.false6479.i_crit_edge:   ; preds = %land.lhs.true6463.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

cond.true6469.i:                                  ; preds = %land.lhs.true6463.i
  call void @__sanitizer_cov_trace_pc() #9
  %1514 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1514)
  %1515 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6477.i = getelementptr i32, ptr %1515, i32 1
  %1516 = ptrtoint ptr %arrayidx6477.i to i32
  call void @__asan_load4_noabort(i32 %1516)
  %1517 = load i32, ptr %arrayidx6477.i, align 4
  %add6478.i = add i32 %1517, 18
  tail call void %1513(ptr noundef %adev, i32 noundef %add6478.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6485.i

cond.false6479.i:                                 ; preds = %land.lhs.true6463.i.cond.false6479.i_crit_edge, %land.lhs.true6458.i.cond.false6479.i_crit_edge, %if.then6453.i.cond.false6479.i_crit_edge
  %1518 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1518)
  %1519 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6483.i = getelementptr i32, ptr %1519, i32 1
  %1520 = ptrtoint ptr %arrayidx6483.i to i32
  call void @__asan_load4_noabort(i32 %1520)
  %1521 = load i32, ptr %arrayidx6483.i, align 4
  %add6484.i = add i32 %1521, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6484.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end6485.i

cond.end6485.i:                                   ; preds = %cond.false6479.i, %cond.true6469.i
  %1522 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1522)
  %1523 = load i32, ptr %virt, align 8
  %and6488.i = and i32 %1523, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6488.i)
  %tobool6489.not.i = icmp eq i32 %and6488.i, 0
  br i1 %tobool6489.not.i, label %cond.end6485.i.cond.false6592.i_crit_edge, label %land.lhs.true6490.i

cond.end6485.i.cond.false6592.i_crit_edge:        ; preds = %cond.end6485.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

land.lhs.true6490.i:                              ; preds = %cond.end6485.i
  %funcs6493.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1524 = ptrtoint ptr %funcs6493.i to i32
  call void @__asan_load4_noabort(i32 %1524)
  %1525 = load ptr, ptr %funcs6493.i, align 4
  %tobool6494.not.i = icmp eq ptr %1525, null
  br i1 %tobool6494.not.i, label %land.lhs.true6490.i.cond.false6592.i_crit_edge, label %land.lhs.true6495.i

land.lhs.true6490.i.cond.false6592.i_crit_edge:   ; preds = %land.lhs.true6490.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

land.lhs.true6495.i:                              ; preds = %land.lhs.true6490.i
  %sriov_wreg6499.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1525, i32 0, i32 12
  %1526 = ptrtoint ptr %sriov_wreg6499.i to i32
  call void @__asan_load4_noabort(i32 %1526)
  %1527 = load ptr, ptr %sriov_wreg6499.i, align 4
  %tobool6500.not.i = icmp eq ptr %1527, null
  br i1 %tobool6500.not.i, label %land.lhs.true6495.i.cond.false6592.i_crit_edge, label %cond.true6501.i

land.lhs.true6495.i.cond.false6592.i_crit_edge:   ; preds = %land.lhs.true6495.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

cond.true6501.i:                                  ; preds = %land.lhs.true6495.i
  %1528 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1528)
  %1529 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6509.i = getelementptr i32, ptr %1529, i32 1
  %1530 = ptrtoint ptr %arrayidx6509.i to i32
  call void @__asan_load4_noabort(i32 %1530)
  %1531 = load i32, ptr %arrayidx6509.i, align 4
  %add6510.i = add i32 %1531, 17
  %1532 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1532)
  %1533 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6520.i = getelementptr i32, ptr %1533, i32 1
  %1534 = ptrtoint ptr %arrayidx6520.i to i32
  call void @__asan_load4_noabort(i32 %1534)
  %1535 = load i32, ptr %arrayidx6520.i, align 4
  %add6521.i = shl i32 %1535, 2
  %shl6522.i = add i32 %add6521.i, 1296
  %and6523.i = and i32 %shl6522.i, 1048572
  %1536 = add nsw i32 %and6523.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1536)
  %1537 = icmp ult i32 %1536, 9728
  %1538 = add nsw i32 %and6523.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1538)
  %1539 = icmp ult i32 %1538, 9728
  %1540 = add nsw i32 %and6523.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1540)
  %1541 = icmp ult i32 %1540, 1536
  br i1 %1537, label %cond.true6501.i.if.end6587.i_crit_edge, label %if.else6564.i

cond.true6501.i.if.end6587.i_crit_edge:           ; preds = %cond.true6501.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6587.i

if.else6564.i:                                    ; preds = %cond.true6501.i
  %1542 = add nsw i32 %and6523.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1542)
  %1543 = icmp ult i32 %1542, 1536
  br i1 %1543, label %if.then6566.i, label %if.else6570.i

if.then6566.i:                                    ; preds = %if.else6564.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6569.i = add nuw nsw i32 %and6523.i, 67584
  br label %if.end6587.i

if.else6570.i:                                    ; preds = %if.else6564.i
  br i1 %1539, label %if.else6570.i.if.end6587.i_crit_edge, label %if.else6576.i

if.else6570.i.if.end6587.i_crit_edge:             ; preds = %if.else6570.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6587.i

if.else6576.i:                                    ; preds = %if.else6570.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6581.i = add nsw i32 %and6523.i, -98304
  %spec.select10839.i = select i1 %1541, i32 %add6581.i, i32 %and6523.i
  br label %if.end6587.i

if.end6587.i:                                     ; preds = %if.else6576.i, %if.else6570.i.if.end6587.i_crit_edge, %if.then6566.i, %cond.true6501.i.if.end6587.i_crit_edge
  %internal_reg_offset6511.0.i = phi i32 [ %add6569.i, %if.then6566.i ], [ %spec.select10839.i, %if.else6576.i ], [ %1536, %cond.true6501.i.if.end6587.i_crit_edge ], [ %1538, %if.else6570.i.if.end6587.i_crit_edge ]
  %1544 = shl i32 %internal_reg_offset6511.0.i, 14
  %shl6590.i = and i32 %1544, -65536
  %or6591.i = or i32 %shl6590.i, 1
  tail call void %1527(ptr noundef %adev, i32 noundef %add6510.i, i32 noundef %or6591.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6775.i

cond.false6592.i:                                 ; preds = %land.lhs.true6495.i.cond.false6592.i_crit_edge, %land.lhs.true6490.i.cond.false6592.i_crit_edge, %cond.end6485.i.cond.false6592.i_crit_edge
  %1545 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1545)
  %1546 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6596.i = getelementptr i32, ptr %1546, i32 1
  %1547 = ptrtoint ptr %arrayidx6596.i to i32
  call void @__asan_load4_noabort(i32 %1547)
  %1548 = load i32, ptr %arrayidx6596.i, align 4
  %add6597.i = add i32 %1548, 17
  %1549 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1549)
  %1550 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6607.i = getelementptr i32, ptr %1550, i32 1
  %1551 = ptrtoint ptr %arrayidx6607.i to i32
  call void @__asan_load4_noabort(i32 %1551)
  %1552 = load i32, ptr %arrayidx6607.i, align 4
  %add6608.i = shl i32 %1552, 2
  %shl6609.i = add i32 %add6608.i, 1296
  %and6610.i = and i32 %shl6609.i, 1048572
  %1553 = add nsw i32 %and6610.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1553)
  %1554 = icmp ult i32 %1553, 9728
  %1555 = add nsw i32 %and6610.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1555)
  %1556 = icmp ult i32 %1555, 9728
  %1557 = add nsw i32 %and6610.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1557)
  %1558 = icmp ult i32 %1557, 1536
  br i1 %1554, label %cond.false6592.i.if.end6674.i_crit_edge, label %if.else6651.i

cond.false6592.i.if.end6674.i_crit_edge:          ; preds = %cond.false6592.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6674.i

if.else6651.i:                                    ; preds = %cond.false6592.i
  %1559 = add nsw i32 %and6610.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1559)
  %1560 = icmp ult i32 %1559, 1536
  br i1 %1560, label %if.then6653.i, label %if.else6657.i

if.then6653.i:                                    ; preds = %if.else6651.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6656.i = add nuw nsw i32 %and6610.i, 67584
  br label %if.end6674.i

if.else6657.i:                                    ; preds = %if.else6651.i
  br i1 %1556, label %if.else6657.i.if.end6674.i_crit_edge, label %if.else6663.i

if.else6657.i.if.end6674.i_crit_edge:             ; preds = %if.else6657.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6674.i

if.else6663.i:                                    ; preds = %if.else6657.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6668.i = add nsw i32 %and6610.i, -98304
  %spec.select10840.i = select i1 %1558, i32 %add6668.i, i32 %and6610.i
  br label %if.end6674.i

if.end6674.i:                                     ; preds = %if.else6663.i, %if.else6657.i.if.end6674.i_crit_edge, %if.then6653.i, %cond.false6592.i.if.end6674.i_crit_edge
  %internal_reg_offset6598.0.i = phi i32 [ %add6656.i, %if.then6653.i ], [ %spec.select10840.i, %if.else6663.i ], [ %1553, %cond.false6592.i.if.end6674.i_crit_edge ], [ %1555, %if.else6657.i.if.end6674.i_crit_edge ]
  %1561 = shl i32 %internal_reg_offset6598.0.i, 14
  %shl6677.i = and i32 %1561, -65536
  %or6678.i = or i32 %shl6677.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6597.i, i32 noundef %or6678.i, i32 noundef 0) #7
  br label %if.then6775.i

if.else6680.i:                                    ; preds = %if.else6414.i, %if.else6408.i.if.else6680.i_crit_edge, %if.then6404.i, %if.else6348.i.if.else6680.i_crit_edge
  %internal_reg_offset6349.0.i = phi i32 [ %add6407.i, %if.then6404.i ], [ %spec.select10838.i, %if.else6414.i ], [ %1500, %if.else6348.i.if.else6680.i_crit_edge ], [ %1502, %if.else6408.i.if.else6680.i_crit_edge ]
  %shr6427.i = lshr i32 %internal_reg_offset6349.0.i, 2
  %1562 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1562)
  %1563 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6432.i = getelementptr i32, ptr %1563, i32 1
  store ptr %incdec.ptr6432.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1564 = ptrtoint ptr %1563 to i32
  call void @__asan_store4_noabort(i32 %1564)
  store i32 %shr6427.i, ptr %1563, align 4
  %1565 = ptrtoint ptr %gpu_addr6085.i to i32
  call void @__asan_load8_noabort(i32 %1565)
  %1566 = load i64, ptr %gpu_addr6085.i, align 8
  %conv6437.i = zext i32 %offset.0.i to i64
  %add6438.i = add nuw nsw i64 %conv6437.i, 131072
  %add6439.i = add i64 %add6438.i, %1566
  %shr6440.i = lshr i64 %add6439.i, 32
  %conv6442.i = trunc i64 %shr6440.i to i32
  %1567 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6447.i = getelementptr i32, ptr %1567, i32 1
  store ptr %incdec.ptr6447.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1568 = ptrtoint ptr %1567 to i32
  call void @__asan_store4_noabort(i32 %1568)
  store i32 %conv6442.i, ptr %1567, align 4
  %1569 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1569)
  %1570 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6690.i = getelementptr i32, ptr %1570, i32 1
  %1571 = ptrtoint ptr %arrayidx6690.i to i32
  call void @__asan_load4_noabort(i32 %1571)
  %1572 = load i32, ptr %arrayidx6690.i, align 4
  %add6691.i = shl i32 %1572, 2
  %shl6692.i = add i32 %add6691.i, 1296
  %and6693.i = and i32 %shl6692.i, 1048572
  %1573 = add nsw i32 %and6693.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1573)
  %1574 = icmp ult i32 %1573, 9728
  %1575 = add nsw i32 %and6693.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1575)
  %1576 = icmp ult i32 %1575, 9728
  %1577 = add nsw i32 %and6693.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1577)
  %1578 = icmp ult i32 %1577, 1536
  br i1 %1574, label %if.else6680.i.if.else7002.i_crit_edge, label %if.else6734.i

if.else6680.i.if.else7002.i_crit_edge:            ; preds = %if.else6680.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7002.i

if.else6734.i:                                    ; preds = %if.else6680.i
  %1579 = add nsw i32 %and6693.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1579)
  %1580 = icmp ult i32 %1579, 1536
  br i1 %1580, label %if.then6736.i, label %if.else6740.i

if.then6736.i:                                    ; preds = %if.else6734.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6739.i = add nuw nsw i32 %and6693.i, 67584
  br label %if.else7002.i

if.else6740.i:                                    ; preds = %if.else6734.i
  br i1 %1576, label %if.else6740.i.if.else7002.i_crit_edge, label %if.else6746.i

if.else6740.i.if.else7002.i_crit_edge:            ; preds = %if.else6740.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7002.i

if.else6746.i:                                    ; preds = %if.else6740.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6751.i = add nsw i32 %and6693.i, -98304
  %spec.select10841.i = select i1 %1578, i32 %add6751.i, i32 %and6693.i
  br label %if.else7002.i

if.then6775.i:                                    ; preds = %if.end6674.i, %if.end6587.i
  %1581 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1581)
  %1582 = load i32, ptr %virt, align 8
  %and6778.i = and i32 %1582, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6778.i)
  %tobool6779.not.i = icmp eq i32 %and6778.i, 0
  br i1 %tobool6779.not.i, label %if.then6775.i.cond.false6801.i_crit_edge, label %land.lhs.true6780.i

if.then6775.i.cond.false6801.i_crit_edge:         ; preds = %if.then6775.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

land.lhs.true6780.i:                              ; preds = %if.then6775.i
  %funcs6783.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1583 = ptrtoint ptr %funcs6783.i to i32
  call void @__asan_load4_noabort(i32 %1583)
  %1584 = load ptr, ptr %funcs6783.i, align 4
  %tobool6784.not.i = icmp eq ptr %1584, null
  br i1 %tobool6784.not.i, label %land.lhs.true6780.i.cond.false6801.i_crit_edge, label %land.lhs.true6785.i

land.lhs.true6780.i.cond.false6801.i_crit_edge:   ; preds = %land.lhs.true6780.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

land.lhs.true6785.i:                              ; preds = %land.lhs.true6780.i
  %sriov_wreg6789.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1584, i32 0, i32 12
  %1585 = ptrtoint ptr %sriov_wreg6789.i to i32
  call void @__asan_load4_noabort(i32 %1585)
  %1586 = load ptr, ptr %sriov_wreg6789.i, align 4
  %tobool6790.not.i = icmp eq ptr %1586, null
  br i1 %tobool6790.not.i, label %land.lhs.true6785.i.cond.false6801.i_crit_edge, label %cond.true6791.i

land.lhs.true6785.i.cond.false6801.i_crit_edge:   ; preds = %land.lhs.true6785.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

cond.true6791.i:                                  ; preds = %land.lhs.true6785.i
  call void @__sanitizer_cov_trace_pc() #9
  %1587 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1587)
  %1588 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6799.i = getelementptr i32, ptr %1588, i32 1
  %1589 = ptrtoint ptr %arrayidx6799.i to i32
  call void @__asan_load4_noabort(i32 %1589)
  %1590 = load i32, ptr %arrayidx6799.i, align 4
  %add6800.i = add i32 %1590, 18
  tail call void %1586(ptr noundef %adev, i32 noundef %add6800.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6807.i

cond.false6801.i:                                 ; preds = %land.lhs.true6785.i.cond.false6801.i_crit_edge, %land.lhs.true6780.i.cond.false6801.i_crit_edge, %if.then6775.i.cond.false6801.i_crit_edge
  %1591 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1591)
  %1592 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6805.i = getelementptr i32, ptr %1592, i32 1
  %1593 = ptrtoint ptr %arrayidx6805.i to i32
  call void @__asan_load4_noabort(i32 %1593)
  %1594 = load i32, ptr %arrayidx6805.i, align 4
  %add6806.i = add i32 %1594, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6806.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end6807.i

cond.end6807.i:                                   ; preds = %cond.false6801.i, %cond.true6791.i
  %1595 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1595)
  %1596 = load i32, ptr %virt, align 8
  %and6810.i = and i32 %1596, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6810.i)
  %tobool6811.not.i = icmp eq i32 %and6810.i, 0
  br i1 %tobool6811.not.i, label %cond.end6807.i.cond.false6914.i_crit_edge, label %land.lhs.true6812.i

cond.end6807.i.cond.false6914.i_crit_edge:        ; preds = %cond.end6807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

land.lhs.true6812.i:                              ; preds = %cond.end6807.i
  %funcs6815.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1597 = ptrtoint ptr %funcs6815.i to i32
  call void @__asan_load4_noabort(i32 %1597)
  %1598 = load ptr, ptr %funcs6815.i, align 4
  %tobool6816.not.i = icmp eq ptr %1598, null
  br i1 %tobool6816.not.i, label %land.lhs.true6812.i.cond.false6914.i_crit_edge, label %land.lhs.true6817.i

land.lhs.true6812.i.cond.false6914.i_crit_edge:   ; preds = %land.lhs.true6812.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

land.lhs.true6817.i:                              ; preds = %land.lhs.true6812.i
  %sriov_wreg6821.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1598, i32 0, i32 12
  %1599 = ptrtoint ptr %sriov_wreg6821.i to i32
  call void @__asan_load4_noabort(i32 %1599)
  %1600 = load ptr, ptr %sriov_wreg6821.i, align 4
  %tobool6822.not.i = icmp eq ptr %1600, null
  br i1 %tobool6822.not.i, label %land.lhs.true6817.i.cond.false6914.i_crit_edge, label %cond.true6823.i

land.lhs.true6817.i.cond.false6914.i_crit_edge:   ; preds = %land.lhs.true6817.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

cond.true6823.i:                                  ; preds = %land.lhs.true6817.i
  %1601 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1601)
  %1602 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6831.i = getelementptr i32, ptr %1602, i32 1
  %1603 = ptrtoint ptr %arrayidx6831.i to i32
  call void @__asan_load4_noabort(i32 %1603)
  %1604 = load i32, ptr %arrayidx6831.i, align 4
  %add6832.i = add i32 %1604, 17
  %1605 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1605)
  %1606 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6842.i = getelementptr i32, ptr %1606, i32 1
  %1607 = ptrtoint ptr %arrayidx6842.i to i32
  call void @__asan_load4_noabort(i32 %1607)
  %1608 = load i32, ptr %arrayidx6842.i, align 4
  %add6843.i = shl i32 %1608, 2
  %shl6844.i = add i32 %add6843.i, 1300
  %and6845.i = and i32 %shl6844.i, 1048572
  %1609 = add nsw i32 %and6845.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1609)
  %1610 = icmp ult i32 %1609, 9728
  %1611 = add nsw i32 %and6845.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1611)
  %1612 = icmp ult i32 %1611, 9728
  %1613 = add nsw i32 %and6845.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1613)
  %1614 = icmp ult i32 %1613, 1536
  br i1 %1610, label %cond.true6823.i.if.end6909.i_crit_edge, label %if.else6886.i

cond.true6823.i.if.end6909.i_crit_edge:           ; preds = %cond.true6823.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6909.i

if.else6886.i:                                    ; preds = %cond.true6823.i
  %1615 = add nsw i32 %and6845.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1615)
  %1616 = icmp ult i32 %1615, 1536
  br i1 %1616, label %if.then6888.i, label %if.else6892.i

if.then6888.i:                                    ; preds = %if.else6886.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6891.i = add nuw nsw i32 %and6845.i, 67584
  br label %if.end6909.i

if.else6892.i:                                    ; preds = %if.else6886.i
  br i1 %1612, label %if.else6892.i.if.end6909.i_crit_edge, label %if.else6898.i

if.else6892.i.if.end6909.i_crit_edge:             ; preds = %if.else6892.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6909.i

if.else6898.i:                                    ; preds = %if.else6892.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6903.i = add nsw i32 %and6845.i, -98304
  %spec.select10842.i = select i1 %1614, i32 %add6903.i, i32 %and6845.i
  br label %if.end6909.i

if.end6909.i:                                     ; preds = %if.else6898.i, %if.else6892.i.if.end6909.i_crit_edge, %if.then6888.i, %cond.true6823.i.if.end6909.i_crit_edge
  %internal_reg_offset6833.0.i = phi i32 [ %add6891.i, %if.then6888.i ], [ %spec.select10842.i, %if.else6898.i ], [ %1609, %cond.true6823.i.if.end6909.i_crit_edge ], [ %1611, %if.else6892.i.if.end6909.i_crit_edge ]
  %1617 = shl i32 %internal_reg_offset6833.0.i, 14
  %shl6912.i = and i32 %1617, -65536
  %or6913.i = or i32 %shl6912.i, 1
  tail call void %1600(ptr noundef %adev, i32 noundef %add6832.i, i32 noundef %or6913.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7097.i

cond.false6914.i:                                 ; preds = %land.lhs.true6817.i.cond.false6914.i_crit_edge, %land.lhs.true6812.i.cond.false6914.i_crit_edge, %cond.end6807.i.cond.false6914.i_crit_edge
  %1618 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1618)
  %1619 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6918.i = getelementptr i32, ptr %1619, i32 1
  %1620 = ptrtoint ptr %arrayidx6918.i to i32
  call void @__asan_load4_noabort(i32 %1620)
  %1621 = load i32, ptr %arrayidx6918.i, align 4
  %add6919.i = add i32 %1621, 17
  %1622 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load ptr, ptr %arrayidx1, align 8
  %arrayidx6929.i = getelementptr i32, ptr %1623, i32 1
  %1624 = ptrtoint ptr %arrayidx6929.i to i32
  call void @__asan_load4_noabort(i32 %1624)
  %1625 = load i32, ptr %arrayidx6929.i, align 4
  %add6930.i = shl i32 %1625, 2
  %shl6931.i = add i32 %add6930.i, 1300
  %and6932.i = and i32 %shl6931.i, 1048572
  %1626 = add nsw i32 %and6932.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1626)
  %1627 = icmp ult i32 %1626, 9728
  %1628 = add nsw i32 %and6932.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1628)
  %1629 = icmp ult i32 %1628, 9728
  %1630 = add nsw i32 %and6932.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1630)
  %1631 = icmp ult i32 %1630, 1536
  br i1 %1627, label %cond.false6914.i.if.end6996.i_crit_edge, label %if.else6973.i

cond.false6914.i.if.end6996.i_crit_edge:          ; preds = %cond.false6914.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6996.i

if.else6973.i:                                    ; preds = %cond.false6914.i
  %1632 = add nsw i32 %and6932.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1632)
  %1633 = icmp ult i32 %1632, 1536
  br i1 %1633, label %if.then6975.i, label %if.else6979.i

if.then6975.i:                                    ; preds = %if.else6973.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6978.i = add nuw nsw i32 %and6932.i, 67584
  br label %if.end6996.i

if.else6979.i:                                    ; preds = %if.else6973.i
  br i1 %1629, label %if.else6979.i.if.end6996.i_crit_edge, label %if.else6985.i

if.else6979.i.if.end6996.i_crit_edge:             ; preds = %if.else6979.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6996.i

if.else6985.i:                                    ; preds = %if.else6979.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6990.i = add nsw i32 %and6932.i, -98304
  %spec.select10843.i = select i1 %1631, i32 %add6990.i, i32 %and6932.i
  br label %if.end6996.i

if.end6996.i:                                     ; preds = %if.else6985.i, %if.else6979.i.if.end6996.i_crit_edge, %if.then6975.i, %cond.false6914.i.if.end6996.i_crit_edge
  %internal_reg_offset6920.0.i = phi i32 [ %add6978.i, %if.then6975.i ], [ %spec.select10843.i, %if.else6985.i ], [ %1626, %cond.false6914.i.if.end6996.i_crit_edge ], [ %1628, %if.else6979.i.if.end6996.i_crit_edge ]
  %1634 = shl i32 %internal_reg_offset6920.0.i, 14
  %shl6999.i = and i32 %1634, -65536
  %or7000.i = or i32 %shl6999.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6919.i, i32 noundef %or7000.i, i32 noundef 0) #7
  br label %if.then7097.i

if.else7002.i:                                    ; preds = %if.else6746.i, %if.else6740.i.if.else7002.i_crit_edge, %if.then6736.i, %if.else6680.i.if.else7002.i_crit_edge
  %internal_reg_offset6681.0.i = phi i32 [ %add6739.i, %if.then6736.i ], [ %spec.select10841.i, %if.else6746.i ], [ %1573, %if.else6680.i.if.else7002.i_crit_edge ], [ %1575, %if.else6740.i.if.else7002.i_crit_edge ]
  %shr6759.i = lshr i32 %internal_reg_offset6681.0.i, 2
  %1635 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1635)
  %1636 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6764.i = getelementptr i32, ptr %1636, i32 1
  store ptr %incdec.ptr6764.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1637 = ptrtoint ptr %1636 to i32
  call void @__asan_store4_noabort(i32 %1637)
  store i32 %shr6759.i, ptr %1636, align 4
  %1638 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6769.i = getelementptr i32, ptr %1638, i32 1
  store ptr %incdec.ptr6769.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1639 = ptrtoint ptr %1638 to i32
  call void @__asan_store4_noabort(i32 %1639)
  store i32 0, ptr %1638, align 4
  %1640 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1640)
  %1641 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7012.i = getelementptr i32, ptr %1641, i32 1
  %1642 = ptrtoint ptr %arrayidx7012.i to i32
  call void @__asan_load4_noabort(i32 %1642)
  %1643 = load i32, ptr %arrayidx7012.i, align 4
  %add7013.i = shl i32 %1643, 2
  %shl7014.i = add i32 %add7013.i, 1300
  %and7015.i = and i32 %shl7014.i, 1048572
  %1644 = add nsw i32 %and7015.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1644)
  %1645 = icmp ult i32 %1644, 9728
  %1646 = add nsw i32 %and7015.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1646)
  %1647 = icmp ult i32 %1646, 9728
  %1648 = add nsw i32 %and7015.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1648)
  %1649 = icmp ult i32 %1648, 1536
  br i1 %1645, label %if.else7002.i.if.else7335.i_crit_edge, label %if.else7056.i

if.else7002.i.if.else7335.i_crit_edge:            ; preds = %if.else7002.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7335.i

if.else7056.i:                                    ; preds = %if.else7002.i
  %1650 = add nsw i32 %and7015.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1650)
  %1651 = icmp ult i32 %1650, 1536
  br i1 %1651, label %if.then7058.i, label %if.else7062.i

if.then7058.i:                                    ; preds = %if.else7056.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7061.i = add nuw nsw i32 %and7015.i, 67584
  br label %if.else7335.i

if.else7062.i:                                    ; preds = %if.else7056.i
  br i1 %1647, label %if.else7062.i.if.else7335.i_crit_edge, label %if.else7068.i

if.else7062.i.if.else7335.i_crit_edge:            ; preds = %if.else7062.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7335.i

if.else7068.i:                                    ; preds = %if.else7062.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7073.i = add nsw i32 %and7015.i, -98304
  %spec.select10844.i = select i1 %1649, i32 %add7073.i, i32 %and7015.i
  br label %if.else7335.i

if.then7097.i:                                    ; preds = %if.end6996.i, %if.end6909.i
  %1652 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1652)
  %1653 = load i32, ptr %virt, align 8
  %and7100.i = and i32 %1653, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7100.i)
  %tobool7101.not.i = icmp eq i32 %and7100.i, 0
  br i1 %tobool7101.not.i, label %if.then7097.i.cond.false7128.i_crit_edge, label %land.lhs.true7102.i

if.then7097.i.cond.false7128.i_crit_edge:         ; preds = %if.then7097.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

land.lhs.true7102.i:                              ; preds = %if.then7097.i
  %funcs7105.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1654 = ptrtoint ptr %funcs7105.i to i32
  call void @__asan_load4_noabort(i32 %1654)
  %1655 = load ptr, ptr %funcs7105.i, align 4
  %tobool7106.not.i = icmp eq ptr %1655, null
  br i1 %tobool7106.not.i, label %land.lhs.true7102.i.cond.false7128.i_crit_edge, label %land.lhs.true7107.i

land.lhs.true7102.i.cond.false7128.i_crit_edge:   ; preds = %land.lhs.true7102.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

land.lhs.true7107.i:                              ; preds = %land.lhs.true7102.i
  %sriov_wreg7111.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1655, i32 0, i32 12
  %1656 = ptrtoint ptr %sriov_wreg7111.i to i32
  call void @__asan_load4_noabort(i32 %1656)
  %1657 = load ptr, ptr %sriov_wreg7111.i, align 4
  %tobool7112.not.i = icmp eq ptr %1657, null
  br i1 %tobool7112.not.i, label %land.lhs.true7107.i.cond.false7128.i_crit_edge, label %cond.true7113.i

land.lhs.true7107.i.cond.false7128.i_crit_edge:   ; preds = %land.lhs.true7107.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

cond.true7113.i:                                  ; preds = %land.lhs.true7107.i
  call void @__sanitizer_cov_trace_pc() #9
  %1658 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1658)
  %1659 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7121.i = getelementptr i32, ptr %1659, i32 1
  %1660 = ptrtoint ptr %arrayidx7121.i to i32
  call void @__asan_load4_noabort(i32 %1660)
  %1661 = load i32, ptr %arrayidx7121.i, align 4
  %add7122.i = add i32 %1661, 18
  %fw_shared_gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1662 = ptrtoint ptr %fw_shared_gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %1662)
  %1663 = load i64, ptr %fw_shared_gpu_addr.i, align 8
  %conv7127.i = trunc i64 %1663 to i32
  tail call void %1657(ptr noundef %adev, i32 noundef %add7122.i, i32 noundef %conv7127.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7140.i

cond.false7128.i:                                 ; preds = %land.lhs.true7107.i.cond.false7128.i_crit_edge, %land.lhs.true7102.i.cond.false7128.i_crit_edge, %if.then7097.i.cond.false7128.i_crit_edge
  %1664 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1664)
  %1665 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7132.i = getelementptr i32, ptr %1665, i32 1
  %1666 = ptrtoint ptr %arrayidx7132.i to i32
  call void @__asan_load4_noabort(i32 %1666)
  %1667 = load i32, ptr %arrayidx7132.i, align 4
  %add7133.i = add i32 %1667, 18
  %fw_shared_gpu_addr7137.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1668 = ptrtoint ptr %fw_shared_gpu_addr7137.i to i32
  call void @__asan_load8_noabort(i32 %1668)
  %1669 = load i64, ptr %fw_shared_gpu_addr7137.i, align 8
  %conv7139.i = trunc i64 %1669 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7133.i, i32 noundef %conv7139.i, i32 noundef 0) #7
  br label %cond.end7140.i

cond.end7140.i:                                   ; preds = %cond.false7128.i, %cond.true7113.i
  %1670 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1670)
  %1671 = load i32, ptr %virt, align 8
  %and7143.i = and i32 %1671, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7143.i)
  %tobool7144.not.i = icmp eq i32 %and7143.i, 0
  br i1 %tobool7144.not.i, label %cond.end7140.i.cond.false7247.i_crit_edge, label %land.lhs.true7145.i

cond.end7140.i.cond.false7247.i_crit_edge:        ; preds = %cond.end7140.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

land.lhs.true7145.i:                              ; preds = %cond.end7140.i
  %funcs7148.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1672 = ptrtoint ptr %funcs7148.i to i32
  call void @__asan_load4_noabort(i32 %1672)
  %1673 = load ptr, ptr %funcs7148.i, align 4
  %tobool7149.not.i = icmp eq ptr %1673, null
  br i1 %tobool7149.not.i, label %land.lhs.true7145.i.cond.false7247.i_crit_edge, label %land.lhs.true7150.i

land.lhs.true7145.i.cond.false7247.i_crit_edge:   ; preds = %land.lhs.true7145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

land.lhs.true7150.i:                              ; preds = %land.lhs.true7145.i
  %sriov_wreg7154.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1673, i32 0, i32 12
  %1674 = ptrtoint ptr %sriov_wreg7154.i to i32
  call void @__asan_load4_noabort(i32 %1674)
  %1675 = load ptr, ptr %sriov_wreg7154.i, align 4
  %tobool7155.not.i = icmp eq ptr %1675, null
  br i1 %tobool7155.not.i, label %land.lhs.true7150.i.cond.false7247.i_crit_edge, label %cond.true7156.i

land.lhs.true7150.i.cond.false7247.i_crit_edge:   ; preds = %land.lhs.true7150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

cond.true7156.i:                                  ; preds = %land.lhs.true7150.i
  %1676 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1676)
  %1677 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7164.i = getelementptr i32, ptr %1677, i32 1
  %1678 = ptrtoint ptr %arrayidx7164.i to i32
  call void @__asan_load4_noabort(i32 %1678)
  %1679 = load i32, ptr %arrayidx7164.i, align 4
  %add7165.i = add i32 %1679, 17
  %1680 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1680)
  %1681 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7175.i = getelementptr i32, ptr %1681, i32 1
  %1682 = ptrtoint ptr %arrayidx7175.i to i32
  call void @__asan_load4_noabort(i32 %1682)
  %1683 = load i32, ptr %arrayidx7175.i, align 4
  %add7176.i = shl i32 %1683, 2
  %shl7177.i = add i32 %add7176.i, 4320
  %and7178.i = and i32 %shl7177.i, 1048572
  %1684 = add nsw i32 %and7178.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1684)
  %1685 = icmp ult i32 %1684, 9728
  %1686 = add nsw i32 %and7178.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1686)
  %1687 = icmp ult i32 %1686, 9728
  %1688 = add nsw i32 %and7178.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1688)
  %1689 = icmp ult i32 %1688, 1536
  br i1 %1685, label %cond.true7156.i.if.end7242.i_crit_edge, label %if.else7219.i

cond.true7156.i.if.end7242.i_crit_edge:           ; preds = %cond.true7156.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7242.i

if.else7219.i:                                    ; preds = %cond.true7156.i
  %1690 = add nsw i32 %and7178.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1690)
  %1691 = icmp ult i32 %1690, 1536
  br i1 %1691, label %if.then7221.i, label %if.else7225.i

if.then7221.i:                                    ; preds = %if.else7219.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7224.i = add nuw nsw i32 %and7178.i, 67584
  br label %if.end7242.i

if.else7225.i:                                    ; preds = %if.else7219.i
  br i1 %1687, label %if.else7225.i.if.end7242.i_crit_edge, label %if.else7231.i

if.else7225.i.if.end7242.i_crit_edge:             ; preds = %if.else7225.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7242.i

if.else7231.i:                                    ; preds = %if.else7225.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7236.i = add nsw i32 %and7178.i, -98304
  %spec.select10845.i = select i1 %1689, i32 %add7236.i, i32 %and7178.i
  br label %if.end7242.i

if.end7242.i:                                     ; preds = %if.else7231.i, %if.else7225.i.if.end7242.i_crit_edge, %if.then7221.i, %cond.true7156.i.if.end7242.i_crit_edge
  %internal_reg_offset7166.0.i = phi i32 [ %add7224.i, %if.then7221.i ], [ %spec.select10845.i, %if.else7231.i ], [ %1684, %cond.true7156.i.if.end7242.i_crit_edge ], [ %1686, %if.else7225.i.if.end7242.i_crit_edge ]
  %1692 = shl i32 %internal_reg_offset7166.0.i, 14
  %shl7245.i = and i32 %1692, -65536
  %or7246.i = or i32 %shl7245.i, 1
  tail call void %1675(ptr noundef %adev, i32 noundef %add7165.i, i32 noundef %or7246.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7436.i

cond.false7247.i:                                 ; preds = %land.lhs.true7150.i.cond.false7247.i_crit_edge, %land.lhs.true7145.i.cond.false7247.i_crit_edge, %cond.end7140.i.cond.false7247.i_crit_edge
  %1693 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1693)
  %1694 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7251.i = getelementptr i32, ptr %1694, i32 1
  %1695 = ptrtoint ptr %arrayidx7251.i to i32
  call void @__asan_load4_noabort(i32 %1695)
  %1696 = load i32, ptr %arrayidx7251.i, align 4
  %add7252.i = add i32 %1696, 17
  %1697 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1697)
  %1698 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7262.i = getelementptr i32, ptr %1698, i32 1
  %1699 = ptrtoint ptr %arrayidx7262.i to i32
  call void @__asan_load4_noabort(i32 %1699)
  %1700 = load i32, ptr %arrayidx7262.i, align 4
  %add7263.i = shl i32 %1700, 2
  %shl7264.i = add i32 %add7263.i, 4320
  %and7265.i = and i32 %shl7264.i, 1048572
  %1701 = add nsw i32 %and7265.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1701)
  %1702 = icmp ult i32 %1701, 9728
  %1703 = add nsw i32 %and7265.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1703)
  %1704 = icmp ult i32 %1703, 9728
  %1705 = add nsw i32 %and7265.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1705)
  %1706 = icmp ult i32 %1705, 1536
  br i1 %1702, label %cond.false7247.i.if.end7329.i_crit_edge, label %if.else7306.i

cond.false7247.i.if.end7329.i_crit_edge:          ; preds = %cond.false7247.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7329.i

if.else7306.i:                                    ; preds = %cond.false7247.i
  %1707 = add nsw i32 %and7265.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1707)
  %1708 = icmp ult i32 %1707, 1536
  br i1 %1708, label %if.then7308.i, label %if.else7312.i

if.then7308.i:                                    ; preds = %if.else7306.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7311.i = add nuw nsw i32 %and7265.i, 67584
  br label %if.end7329.i

if.else7312.i:                                    ; preds = %if.else7306.i
  br i1 %1704, label %if.else7312.i.if.end7329.i_crit_edge, label %if.else7318.i

if.else7312.i.if.end7329.i_crit_edge:             ; preds = %if.else7312.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7329.i

if.else7318.i:                                    ; preds = %if.else7312.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7323.i = add nsw i32 %and7265.i, -98304
  %spec.select10846.i = select i1 %1706, i32 %add7323.i, i32 %and7265.i
  br label %if.end7329.i

if.end7329.i:                                     ; preds = %if.else7318.i, %if.else7312.i.if.end7329.i_crit_edge, %if.then7308.i, %cond.false7247.i.if.end7329.i_crit_edge
  %internal_reg_offset7253.0.i = phi i32 [ %add7311.i, %if.then7308.i ], [ %spec.select10846.i, %if.else7318.i ], [ %1701, %cond.false7247.i.if.end7329.i_crit_edge ], [ %1703, %if.else7312.i.if.end7329.i_crit_edge ]
  %1709 = shl i32 %internal_reg_offset7253.0.i, 14
  %shl7332.i = and i32 %1709, -65536
  %or7333.i = or i32 %shl7332.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7252.i, i32 noundef %or7333.i, i32 noundef 0) #7
  br label %if.then7436.i

if.else7335.i:                                    ; preds = %if.else7068.i, %if.else7062.i.if.else7335.i_crit_edge, %if.then7058.i, %if.else7002.i.if.else7335.i_crit_edge
  %internal_reg_offset7003.0.i = phi i32 [ %add7061.i, %if.then7058.i ], [ %spec.select10844.i, %if.else7068.i ], [ %1644, %if.else7002.i.if.else7335.i_crit_edge ], [ %1646, %if.else7062.i.if.else7335.i_crit_edge ]
  %shr7081.i = lshr i32 %internal_reg_offset7003.0.i, 2
  %1710 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1710)
  %1711 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7086.i = getelementptr i32, ptr %1711, i32 1
  store ptr %incdec.ptr7086.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1712 = ptrtoint ptr %1711 to i32
  call void @__asan_store4_noabort(i32 %1712)
  store i32 %shr7081.i, ptr %1711, align 4
  %1713 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7091.i = getelementptr i32, ptr %1713, i32 1
  store ptr %incdec.ptr7091.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1714 = ptrtoint ptr %1713 to i32
  call void @__asan_store4_noabort(i32 %1714)
  store i32 524288, ptr %1713, align 4
  %1715 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1715)
  %1716 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7345.i = getelementptr i32, ptr %1716, i32 1
  %1717 = ptrtoint ptr %arrayidx7345.i to i32
  call void @__asan_load4_noabort(i32 %1717)
  %1718 = load i32, ptr %arrayidx7345.i, align 4
  %add7346.i = shl i32 %1718, 2
  %shl7347.i = add i32 %add7346.i, 4320
  %and7348.i = and i32 %shl7347.i, 1048572
  %1719 = add nsw i32 %and7348.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1719)
  %1720 = icmp ult i32 %1719, 9728
  %1721 = add nsw i32 %and7348.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1721)
  %1722 = icmp ult i32 %1721, 9728
  %1723 = add nsw i32 %and7348.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1723)
  %1724 = icmp ult i32 %1723, 1536
  br i1 %1720, label %if.else7335.i.if.else7677.i_crit_edge, label %if.else7389.i

if.else7335.i.if.else7677.i_crit_edge:            ; preds = %if.else7335.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7677.i

if.else7389.i:                                    ; preds = %if.else7335.i
  %1725 = add nsw i32 %and7348.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1725)
  %1726 = icmp ult i32 %1725, 1536
  br i1 %1726, label %if.then7391.i, label %if.else7395.i

if.then7391.i:                                    ; preds = %if.else7389.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7394.i = add nuw nsw i32 %and7348.i, 67584
  br label %if.else7677.i

if.else7395.i:                                    ; preds = %if.else7389.i
  br i1 %1722, label %if.else7395.i.if.else7677.i_crit_edge, label %if.else7401.i

if.else7395.i.if.else7677.i_crit_edge:            ; preds = %if.else7395.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7677.i

if.else7401.i:                                    ; preds = %if.else7395.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7406.i = add nsw i32 %and7348.i, -98304
  %spec.select10847.i = select i1 %1724, i32 %add7406.i, i32 %and7348.i
  br label %if.else7677.i

if.then7436.i:                                    ; preds = %if.end7329.i, %if.end7242.i
  %1727 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1727)
  %1728 = load i32, ptr %virt, align 8
  %and7439.i = and i32 %1728, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7439.i)
  %tobool7440.not.i = icmp eq i32 %and7439.i, 0
  br i1 %tobool7440.not.i, label %if.then7436.i.cond.false7469.i_crit_edge, label %land.lhs.true7441.i

if.then7436.i.cond.false7469.i_crit_edge:         ; preds = %if.then7436.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

land.lhs.true7441.i:                              ; preds = %if.then7436.i
  %funcs7444.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1729 = ptrtoint ptr %funcs7444.i to i32
  call void @__asan_load4_noabort(i32 %1729)
  %1730 = load ptr, ptr %funcs7444.i, align 4
  %tobool7445.not.i = icmp eq ptr %1730, null
  br i1 %tobool7445.not.i, label %land.lhs.true7441.i.cond.false7469.i_crit_edge, label %land.lhs.true7446.i

land.lhs.true7441.i.cond.false7469.i_crit_edge:   ; preds = %land.lhs.true7441.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

land.lhs.true7446.i:                              ; preds = %land.lhs.true7441.i
  %sriov_wreg7450.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1730, i32 0, i32 12
  %1731 = ptrtoint ptr %sriov_wreg7450.i to i32
  call void @__asan_load4_noabort(i32 %1731)
  %1732 = load ptr, ptr %sriov_wreg7450.i, align 4
  %tobool7451.not.i = icmp eq ptr %1732, null
  br i1 %tobool7451.not.i, label %land.lhs.true7446.i.cond.false7469.i_crit_edge, label %cond.true7452.i

land.lhs.true7446.i.cond.false7469.i_crit_edge:   ; preds = %land.lhs.true7446.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

cond.true7452.i:                                  ; preds = %land.lhs.true7446.i
  call void @__sanitizer_cov_trace_pc() #9
  %1733 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1733)
  %1734 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7460.i = getelementptr i32, ptr %1734, i32 1
  %1735 = ptrtoint ptr %arrayidx7460.i to i32
  call void @__asan_load4_noabort(i32 %1735)
  %1736 = load i32, ptr %arrayidx7460.i, align 4
  %add7461.i = add i32 %1736, 18
  %fw_shared_gpu_addr7465.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1737 = ptrtoint ptr %fw_shared_gpu_addr7465.i to i32
  call void @__asan_load8_noabort(i32 %1737)
  %1738 = load i64, ptr %fw_shared_gpu_addr7465.i, align 8
  %shr7466.i = lshr i64 %1738, 32
  %conv7468.i = trunc i64 %shr7466.i to i32
  tail call void %1732(ptr noundef %adev, i32 noundef %add7461.i, i32 noundef %conv7468.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7482.i

cond.false7469.i:                                 ; preds = %land.lhs.true7446.i.cond.false7469.i_crit_edge, %land.lhs.true7441.i.cond.false7469.i_crit_edge, %if.then7436.i.cond.false7469.i_crit_edge
  %1739 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1739)
  %1740 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7473.i = getelementptr i32, ptr %1740, i32 1
  %1741 = ptrtoint ptr %arrayidx7473.i to i32
  call void @__asan_load4_noabort(i32 %1741)
  %1742 = load i32, ptr %arrayidx7473.i, align 4
  %add7474.i = add i32 %1742, 18
  %fw_shared_gpu_addr7478.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1743 = ptrtoint ptr %fw_shared_gpu_addr7478.i to i32
  call void @__asan_load8_noabort(i32 %1743)
  %1744 = load i64, ptr %fw_shared_gpu_addr7478.i, align 8
  %shr7479.i = lshr i64 %1744, 32
  %conv7481.i = trunc i64 %shr7479.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7474.i, i32 noundef %conv7481.i, i32 noundef 0) #7
  br label %cond.end7482.i

cond.end7482.i:                                   ; preds = %cond.false7469.i, %cond.true7452.i
  %1745 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1745)
  %1746 = load i32, ptr %virt, align 8
  %and7485.i = and i32 %1746, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7485.i)
  %tobool7486.not.i = icmp eq i32 %and7485.i, 0
  br i1 %tobool7486.not.i, label %cond.end7482.i.cond.false7589.i_crit_edge, label %land.lhs.true7487.i

cond.end7482.i.cond.false7589.i_crit_edge:        ; preds = %cond.end7482.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

land.lhs.true7487.i:                              ; preds = %cond.end7482.i
  %funcs7490.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1747 = ptrtoint ptr %funcs7490.i to i32
  call void @__asan_load4_noabort(i32 %1747)
  %1748 = load ptr, ptr %funcs7490.i, align 4
  %tobool7491.not.i = icmp eq ptr %1748, null
  br i1 %tobool7491.not.i, label %land.lhs.true7487.i.cond.false7589.i_crit_edge, label %land.lhs.true7492.i

land.lhs.true7487.i.cond.false7589.i_crit_edge:   ; preds = %land.lhs.true7487.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

land.lhs.true7492.i:                              ; preds = %land.lhs.true7487.i
  %sriov_wreg7496.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1748, i32 0, i32 12
  %1749 = ptrtoint ptr %sriov_wreg7496.i to i32
  call void @__asan_load4_noabort(i32 %1749)
  %1750 = load ptr, ptr %sriov_wreg7496.i, align 4
  %tobool7497.not.i = icmp eq ptr %1750, null
  br i1 %tobool7497.not.i, label %land.lhs.true7492.i.cond.false7589.i_crit_edge, label %cond.true7498.i

land.lhs.true7492.i.cond.false7589.i_crit_edge:   ; preds = %land.lhs.true7492.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

cond.true7498.i:                                  ; preds = %land.lhs.true7492.i
  %1751 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1751)
  %1752 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7506.i = getelementptr i32, ptr %1752, i32 1
  %1753 = ptrtoint ptr %arrayidx7506.i to i32
  call void @__asan_load4_noabort(i32 %1753)
  %1754 = load i32, ptr %arrayidx7506.i, align 4
  %add7507.i = add i32 %1754, 17
  %1755 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1755)
  %1756 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7517.i = getelementptr i32, ptr %1756, i32 1
  %1757 = ptrtoint ptr %arrayidx7517.i to i32
  call void @__asan_load4_noabort(i32 %1757)
  %1758 = load i32, ptr %arrayidx7517.i, align 4
  %add7518.i = shl i32 %1758, 2
  %shl7519.i = add i32 %add7518.i, 4324
  %and7520.i = and i32 %shl7519.i, 1048572
  %1759 = add nsw i32 %and7520.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1759)
  %1760 = icmp ult i32 %1759, 9728
  %1761 = add nsw i32 %and7520.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1761)
  %1762 = icmp ult i32 %1761, 9728
  %1763 = add nsw i32 %and7520.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1763)
  %1764 = icmp ult i32 %1763, 1536
  br i1 %1760, label %cond.true7498.i.if.end7584.i_crit_edge, label %if.else7561.i

cond.true7498.i.if.end7584.i_crit_edge:           ; preds = %cond.true7498.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7584.i

if.else7561.i:                                    ; preds = %cond.true7498.i
  %1765 = add nsw i32 %and7520.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1765)
  %1766 = icmp ult i32 %1765, 1536
  br i1 %1766, label %if.then7563.i, label %if.else7567.i

if.then7563.i:                                    ; preds = %if.else7561.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7566.i = add nuw nsw i32 %and7520.i, 67584
  br label %if.end7584.i

if.else7567.i:                                    ; preds = %if.else7561.i
  br i1 %1762, label %if.else7567.i.if.end7584.i_crit_edge, label %if.else7573.i

if.else7567.i.if.end7584.i_crit_edge:             ; preds = %if.else7567.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7584.i

if.else7573.i:                                    ; preds = %if.else7567.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7578.i = add nsw i32 %and7520.i, -98304
  %spec.select10848.i = select i1 %1764, i32 %add7578.i, i32 %and7520.i
  br label %if.end7584.i

if.end7584.i:                                     ; preds = %if.else7573.i, %if.else7567.i.if.end7584.i_crit_edge, %if.then7563.i, %cond.true7498.i.if.end7584.i_crit_edge
  %internal_reg_offset7508.0.i = phi i32 [ %add7566.i, %if.then7563.i ], [ %spec.select10848.i, %if.else7573.i ], [ %1759, %cond.true7498.i.if.end7584.i_crit_edge ], [ %1761, %if.else7567.i.if.end7584.i_crit_edge ]
  %1767 = shl i32 %internal_reg_offset7508.0.i, 14
  %shl7587.i = and i32 %1767, -65536
  %or7588.i = or i32 %shl7587.i, 1
  tail call void %1750(ptr noundef %adev, i32 noundef %add7507.i, i32 noundef %or7588.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7779.i

cond.false7589.i:                                 ; preds = %land.lhs.true7492.i.cond.false7589.i_crit_edge, %land.lhs.true7487.i.cond.false7589.i_crit_edge, %cond.end7482.i.cond.false7589.i_crit_edge
  %1768 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1768)
  %1769 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7593.i = getelementptr i32, ptr %1769, i32 1
  %1770 = ptrtoint ptr %arrayidx7593.i to i32
  call void @__asan_load4_noabort(i32 %1770)
  %1771 = load i32, ptr %arrayidx7593.i, align 4
  %add7594.i = add i32 %1771, 17
  %1772 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1772)
  %1773 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7604.i = getelementptr i32, ptr %1773, i32 1
  %1774 = ptrtoint ptr %arrayidx7604.i to i32
  call void @__asan_load4_noabort(i32 %1774)
  %1775 = load i32, ptr %arrayidx7604.i, align 4
  %add7605.i = shl i32 %1775, 2
  %shl7606.i = add i32 %add7605.i, 4324
  %and7607.i = and i32 %shl7606.i, 1048572
  %1776 = add nsw i32 %and7607.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1776)
  %1777 = icmp ult i32 %1776, 9728
  %1778 = add nsw i32 %and7607.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1778)
  %1779 = icmp ult i32 %1778, 9728
  %1780 = add nsw i32 %and7607.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1780)
  %1781 = icmp ult i32 %1780, 1536
  br i1 %1777, label %cond.false7589.i.if.end7671.i_crit_edge, label %if.else7648.i

cond.false7589.i.if.end7671.i_crit_edge:          ; preds = %cond.false7589.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7671.i

if.else7648.i:                                    ; preds = %cond.false7589.i
  %1782 = add nsw i32 %and7607.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1782)
  %1783 = icmp ult i32 %1782, 1536
  br i1 %1783, label %if.then7650.i, label %if.else7654.i

if.then7650.i:                                    ; preds = %if.else7648.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7653.i = add nuw nsw i32 %and7607.i, 67584
  br label %if.end7671.i

if.else7654.i:                                    ; preds = %if.else7648.i
  br i1 %1779, label %if.else7654.i.if.end7671.i_crit_edge, label %if.else7660.i

if.else7654.i.if.end7671.i_crit_edge:             ; preds = %if.else7654.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7671.i

if.else7660.i:                                    ; preds = %if.else7654.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7665.i = add nsw i32 %and7607.i, -98304
  %spec.select10849.i = select i1 %1781, i32 %add7665.i, i32 %and7607.i
  br label %if.end7671.i

if.end7671.i:                                     ; preds = %if.else7660.i, %if.else7654.i.if.end7671.i_crit_edge, %if.then7650.i, %cond.false7589.i.if.end7671.i_crit_edge
  %internal_reg_offset7595.0.i = phi i32 [ %add7653.i, %if.then7650.i ], [ %spec.select10849.i, %if.else7660.i ], [ %1776, %cond.false7589.i.if.end7671.i_crit_edge ], [ %1778, %if.else7654.i.if.end7671.i_crit_edge ]
  %1784 = shl i32 %internal_reg_offset7595.0.i, 14
  %shl7674.i = and i32 %1784, -65536
  %or7675.i = or i32 %shl7674.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7594.i, i32 noundef %or7675.i, i32 noundef 0) #7
  br label %if.then7779.i

if.else7677.i:                                    ; preds = %if.else7401.i, %if.else7395.i.if.else7677.i_crit_edge, %if.then7391.i, %if.else7335.i.if.else7677.i_crit_edge
  %internal_reg_offset7336.0.i = phi i32 [ %add7394.i, %if.then7391.i ], [ %spec.select10847.i, %if.else7401.i ], [ %1719, %if.else7335.i.if.else7677.i_crit_edge ], [ %1721, %if.else7395.i.if.else7677.i_crit_edge ]
  %shr7414.i = lshr i32 %internal_reg_offset7336.0.i, 2
  %1785 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1785)
  %1786 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7419.i = getelementptr i32, ptr %1786, i32 1
  store ptr %incdec.ptr7419.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1787 = ptrtoint ptr %1786 to i32
  call void @__asan_store4_noabort(i32 %1787)
  store i32 %shr7414.i, ptr %1786, align 4
  %fw_shared_gpu_addr7423.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1788 = ptrtoint ptr %fw_shared_gpu_addr7423.i to i32
  call void @__asan_load8_noabort(i32 %1788)
  %1789 = load i64, ptr %fw_shared_gpu_addr7423.i, align 8
  %conv7425.i = trunc i64 %1789 to i32
  %1790 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7430.i = getelementptr i32, ptr %1790, i32 1
  store ptr %incdec.ptr7430.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1791 = ptrtoint ptr %1790 to i32
  call void @__asan_store4_noabort(i32 %1791)
  store i32 %conv7425.i, ptr %1790, align 4
  %1792 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1792)
  %1793 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7687.i = getelementptr i32, ptr %1793, i32 1
  %1794 = ptrtoint ptr %arrayidx7687.i to i32
  call void @__asan_load4_noabort(i32 %1794)
  %1795 = load i32, ptr %arrayidx7687.i, align 4
  %add7688.i = shl i32 %1795, 2
  %shl7689.i = add i32 %add7688.i, 4324
  %and7690.i = and i32 %shl7689.i, 1048572
  %1796 = add nsw i32 %and7690.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1796)
  %1797 = icmp ult i32 %1796, 9728
  %1798 = add nsw i32 %and7690.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1798)
  %1799 = icmp ult i32 %1798, 9728
  %1800 = add nsw i32 %and7690.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1800)
  %1801 = icmp ult i32 %1800, 1536
  br i1 %1797, label %if.else7677.i.if.else8006.i_crit_edge, label %if.else7731.i

if.else7677.i.if.else8006.i_crit_edge:            ; preds = %if.else7677.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8006.i

if.else7731.i:                                    ; preds = %if.else7677.i
  %1802 = add nsw i32 %and7690.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1802)
  %1803 = icmp ult i32 %1802, 1536
  br i1 %1803, label %if.then7733.i, label %if.else7737.i

if.then7733.i:                                    ; preds = %if.else7731.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7736.i = add nuw nsw i32 %and7690.i, 67584
  br label %if.else8006.i

if.else7737.i:                                    ; preds = %if.else7731.i
  br i1 %1799, label %if.else7737.i.if.else8006.i_crit_edge, label %if.else7743.i

if.else7737.i.if.else8006.i_crit_edge:            ; preds = %if.else7737.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8006.i

if.else7743.i:                                    ; preds = %if.else7737.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7748.i = add nsw i32 %and7690.i, -98304
  %spec.select10850.i = select i1 %1801, i32 %add7748.i, i32 %and7690.i
  br label %if.else8006.i

if.then7779.i:                                    ; preds = %if.end7671.i, %if.end7584.i
  %1804 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1804)
  %1805 = load i32, ptr %virt, align 8
  %and7782.i = and i32 %1805, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7782.i)
  %tobool7783.not.i = icmp eq i32 %and7782.i, 0
  br i1 %tobool7783.not.i, label %if.then7779.i.cond.false7805.i_crit_edge, label %land.lhs.true7784.i

if.then7779.i.cond.false7805.i_crit_edge:         ; preds = %if.then7779.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

land.lhs.true7784.i:                              ; preds = %if.then7779.i
  %funcs7787.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1806 = ptrtoint ptr %funcs7787.i to i32
  call void @__asan_load4_noabort(i32 %1806)
  %1807 = load ptr, ptr %funcs7787.i, align 4
  %tobool7788.not.i = icmp eq ptr %1807, null
  br i1 %tobool7788.not.i, label %land.lhs.true7784.i.cond.false7805.i_crit_edge, label %land.lhs.true7789.i

land.lhs.true7784.i.cond.false7805.i_crit_edge:   ; preds = %land.lhs.true7784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

land.lhs.true7789.i:                              ; preds = %land.lhs.true7784.i
  %sriov_wreg7793.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1807, i32 0, i32 12
  %1808 = ptrtoint ptr %sriov_wreg7793.i to i32
  call void @__asan_load4_noabort(i32 %1808)
  %1809 = load ptr, ptr %sriov_wreg7793.i, align 4
  %tobool7794.not.i = icmp eq ptr %1809, null
  br i1 %tobool7794.not.i, label %land.lhs.true7789.i.cond.false7805.i_crit_edge, label %cond.true7795.i

land.lhs.true7789.i.cond.false7805.i_crit_edge:   ; preds = %land.lhs.true7789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

cond.true7795.i:                                  ; preds = %land.lhs.true7789.i
  call void @__sanitizer_cov_trace_pc() #9
  %1810 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1810)
  %1811 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7803.i = getelementptr i32, ptr %1811, i32 1
  %1812 = ptrtoint ptr %arrayidx7803.i to i32
  call void @__asan_load4_noabort(i32 %1812)
  %1813 = load i32, ptr %arrayidx7803.i, align 4
  %add7804.i = add i32 %1813, 18
  tail call void %1809(ptr noundef %adev, i32 noundef %add7804.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7811.i

cond.false7805.i:                                 ; preds = %land.lhs.true7789.i.cond.false7805.i_crit_edge, %land.lhs.true7784.i.cond.false7805.i_crit_edge, %if.then7779.i.cond.false7805.i_crit_edge
  %1814 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1814)
  %1815 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7809.i = getelementptr i32, ptr %1815, i32 1
  %1816 = ptrtoint ptr %arrayidx7809.i to i32
  call void @__asan_load4_noabort(i32 %1816)
  %1817 = load i32, ptr %arrayidx7809.i, align 4
  %add7810.i = add i32 %1817, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7810.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end7811.i

cond.end7811.i:                                   ; preds = %cond.false7805.i, %cond.true7795.i
  %1818 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1818)
  %1819 = load i32, ptr %virt, align 8
  %and7814.i = and i32 %1819, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7814.i)
  %tobool7815.not.i = icmp eq i32 %and7814.i, 0
  br i1 %tobool7815.not.i, label %cond.end7811.i.cond.false7918.i_crit_edge, label %land.lhs.true7816.i

cond.end7811.i.cond.false7918.i_crit_edge:        ; preds = %cond.end7811.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

land.lhs.true7816.i:                              ; preds = %cond.end7811.i
  %funcs7819.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1820 = ptrtoint ptr %funcs7819.i to i32
  call void @__asan_load4_noabort(i32 %1820)
  %1821 = load ptr, ptr %funcs7819.i, align 4
  %tobool7820.not.i = icmp eq ptr %1821, null
  br i1 %tobool7820.not.i, label %land.lhs.true7816.i.cond.false7918.i_crit_edge, label %land.lhs.true7821.i

land.lhs.true7816.i.cond.false7918.i_crit_edge:   ; preds = %land.lhs.true7816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

land.lhs.true7821.i:                              ; preds = %land.lhs.true7816.i
  %sriov_wreg7825.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1821, i32 0, i32 12
  %1822 = ptrtoint ptr %sriov_wreg7825.i to i32
  call void @__asan_load4_noabort(i32 %1822)
  %1823 = load ptr, ptr %sriov_wreg7825.i, align 4
  %tobool7826.not.i = icmp eq ptr %1823, null
  br i1 %tobool7826.not.i, label %land.lhs.true7821.i.cond.false7918.i_crit_edge, label %cond.true7827.i

land.lhs.true7821.i.cond.false7918.i_crit_edge:   ; preds = %land.lhs.true7821.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

cond.true7827.i:                                  ; preds = %land.lhs.true7821.i
  %1824 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1824)
  %1825 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7835.i = getelementptr i32, ptr %1825, i32 1
  %1826 = ptrtoint ptr %arrayidx7835.i to i32
  call void @__asan_load4_noabort(i32 %1826)
  %1827 = load i32, ptr %arrayidx7835.i, align 4
  %add7836.i = add i32 %1827, 17
  %1828 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1828)
  %1829 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7846.i = getelementptr i32, ptr %1829, i32 1
  %1830 = ptrtoint ptr %arrayidx7846.i to i32
  call void @__asan_load4_noabort(i32 %1830)
  %1831 = load i32, ptr %arrayidx7846.i, align 4
  %add7847.i = shl i32 %1831, 2
  %shl7848.i = add i32 %add7847.i, 1352
  %and7849.i = and i32 %shl7848.i, 1048572
  %1832 = add nsw i32 %and7849.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1832)
  %1833 = icmp ult i32 %1832, 9728
  %1834 = add nsw i32 %and7849.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1834)
  %1835 = icmp ult i32 %1834, 9728
  %1836 = add nsw i32 %and7849.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1836)
  %1837 = icmp ult i32 %1836, 1536
  br i1 %1833, label %cond.true7827.i.if.end7913.i_crit_edge, label %if.else7890.i

cond.true7827.i.if.end7913.i_crit_edge:           ; preds = %cond.true7827.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7913.i

if.else7890.i:                                    ; preds = %cond.true7827.i
  %1838 = add nsw i32 %and7849.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1838)
  %1839 = icmp ult i32 %1838, 1536
  br i1 %1839, label %if.then7892.i, label %if.else7896.i

if.then7892.i:                                    ; preds = %if.else7890.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7895.i = add nuw nsw i32 %and7849.i, 67584
  br label %if.end7913.i

if.else7896.i:                                    ; preds = %if.else7890.i
  br i1 %1835, label %if.else7896.i.if.end7913.i_crit_edge, label %if.else7902.i

if.else7896.i.if.end7913.i_crit_edge:             ; preds = %if.else7896.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7913.i

if.else7902.i:                                    ; preds = %if.else7896.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7907.i = add nsw i32 %and7849.i, -98304
  %spec.select10851.i = select i1 %1837, i32 %add7907.i, i32 %and7849.i
  br label %if.end7913.i

if.end7913.i:                                     ; preds = %if.else7902.i, %if.else7896.i.if.end7913.i_crit_edge, %if.then7892.i, %cond.true7827.i.if.end7913.i_crit_edge
  %internal_reg_offset7837.0.i = phi i32 [ %add7895.i, %if.then7892.i ], [ %spec.select10851.i, %if.else7902.i ], [ %1832, %cond.true7827.i.if.end7913.i_crit_edge ], [ %1834, %if.else7896.i.if.end7913.i_crit_edge ]
  %1840 = shl i32 %internal_reg_offset7837.0.i, 14
  %shl7916.i = and i32 %1840, -65536
  %or7917.i = or i32 %shl7916.i, 1
  tail call void %1823(ptr noundef %adev, i32 noundef %add7836.i, i32 noundef %or7917.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8101.i

cond.false7918.i:                                 ; preds = %land.lhs.true7821.i.cond.false7918.i_crit_edge, %land.lhs.true7816.i.cond.false7918.i_crit_edge, %cond.end7811.i.cond.false7918.i_crit_edge
  %1841 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1841)
  %1842 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7922.i = getelementptr i32, ptr %1842, i32 1
  %1843 = ptrtoint ptr %arrayidx7922.i to i32
  call void @__asan_load4_noabort(i32 %1843)
  %1844 = load i32, ptr %arrayidx7922.i, align 4
  %add7923.i = add i32 %1844, 17
  %1845 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1845)
  %1846 = load ptr, ptr %arrayidx1, align 8
  %arrayidx7933.i = getelementptr i32, ptr %1846, i32 1
  %1847 = ptrtoint ptr %arrayidx7933.i to i32
  call void @__asan_load4_noabort(i32 %1847)
  %1848 = load i32, ptr %arrayidx7933.i, align 4
  %add7934.i = shl i32 %1848, 2
  %shl7935.i = add i32 %add7934.i, 1352
  %and7936.i = and i32 %shl7935.i, 1048572
  %1849 = add nsw i32 %and7936.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1849)
  %1850 = icmp ult i32 %1849, 9728
  %1851 = add nsw i32 %and7936.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1851)
  %1852 = icmp ult i32 %1851, 9728
  %1853 = add nsw i32 %and7936.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1853)
  %1854 = icmp ult i32 %1853, 1536
  br i1 %1850, label %cond.false7918.i.if.end8000.i_crit_edge, label %if.else7977.i

cond.false7918.i.if.end8000.i_crit_edge:          ; preds = %cond.false7918.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8000.i

if.else7977.i:                                    ; preds = %cond.false7918.i
  %1855 = add nsw i32 %and7936.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1855)
  %1856 = icmp ult i32 %1855, 1536
  br i1 %1856, label %if.then7979.i, label %if.else7983.i

if.then7979.i:                                    ; preds = %if.else7977.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7982.i = add nuw nsw i32 %and7936.i, 67584
  br label %if.end8000.i

if.else7983.i:                                    ; preds = %if.else7977.i
  br i1 %1852, label %if.else7983.i.if.end8000.i_crit_edge, label %if.else7989.i

if.else7983.i.if.end8000.i_crit_edge:             ; preds = %if.else7983.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8000.i

if.else7989.i:                                    ; preds = %if.else7983.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7994.i = add nsw i32 %and7936.i, -98304
  %spec.select10852.i = select i1 %1854, i32 %add7994.i, i32 %and7936.i
  br label %if.end8000.i

if.end8000.i:                                     ; preds = %if.else7989.i, %if.else7983.i.if.end8000.i_crit_edge, %if.then7979.i, %cond.false7918.i.if.end8000.i_crit_edge
  %internal_reg_offset7924.0.i = phi i32 [ %add7982.i, %if.then7979.i ], [ %spec.select10852.i, %if.else7989.i ], [ %1849, %cond.false7918.i.if.end8000.i_crit_edge ], [ %1851, %if.else7983.i.if.end8000.i_crit_edge ]
  %1857 = shl i32 %internal_reg_offset7924.0.i, 14
  %shl8003.i = and i32 %1857, -65536
  %or8004.i = or i32 %shl8003.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7923.i, i32 noundef %or8004.i, i32 noundef 0) #7
  br label %if.then8101.i

if.else8006.i:                                    ; preds = %if.else7743.i, %if.else7737.i.if.else8006.i_crit_edge, %if.then7733.i, %if.else7677.i.if.else8006.i_crit_edge
  %internal_reg_offset7678.0.i = phi i32 [ %add7736.i, %if.then7733.i ], [ %spec.select10850.i, %if.else7743.i ], [ %1796, %if.else7677.i.if.else8006.i_crit_edge ], [ %1798, %if.else7737.i.if.else8006.i_crit_edge ]
  %shr7756.i = lshr i32 %internal_reg_offset7678.0.i, 2
  %1858 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1858)
  %1859 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7761.i = getelementptr i32, ptr %1859, i32 1
  store ptr %incdec.ptr7761.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1860 = ptrtoint ptr %1859 to i32
  call void @__asan_store4_noabort(i32 %1860)
  store i32 %shr7756.i, ptr %1859, align 4
  %1861 = ptrtoint ptr %fw_shared_gpu_addr7423.i to i32
  call void @__asan_load8_noabort(i32 %1861)
  %1862 = load i64, ptr %fw_shared_gpu_addr7423.i, align 8
  %shr7766.i = lshr i64 %1862, 32
  %conv7768.i = trunc i64 %shr7766.i to i32
  %1863 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7773.i = getelementptr i32, ptr %1863, i32 1
  store ptr %incdec.ptr7773.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1864 = ptrtoint ptr %1863 to i32
  call void @__asan_store4_noabort(i32 %1864)
  store i32 %conv7768.i, ptr %1863, align 4
  %1865 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1865)
  %1866 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8016.i = getelementptr i32, ptr %1866, i32 1
  %1867 = ptrtoint ptr %arrayidx8016.i to i32
  call void @__asan_load4_noabort(i32 %1867)
  %1868 = load i32, ptr %arrayidx8016.i, align 4
  %add8017.i = shl i32 %1868, 2
  %shl8018.i = add i32 %add8017.i, 1352
  %and8019.i = and i32 %shl8018.i, 1048572
  %1869 = add nsw i32 %and8019.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1869)
  %1870 = icmp ult i32 %1869, 9728
  %1871 = add nsw i32 %and8019.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1871)
  %1872 = icmp ult i32 %1871, 9728
  %1873 = add nsw i32 %and8019.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1873)
  %1874 = icmp ult i32 %1873, 1536
  br i1 %1870, label %if.else8006.i.if.else8328.i_crit_edge, label %if.else8060.i

if.else8006.i.if.else8328.i_crit_edge:            ; preds = %if.else8006.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8328.i

if.else8060.i:                                    ; preds = %if.else8006.i
  %1875 = add nsw i32 %and8019.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1875)
  %1876 = icmp ult i32 %1875, 1536
  br i1 %1876, label %if.then8062.i, label %if.else8066.i

if.then8062.i:                                    ; preds = %if.else8060.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8065.i = add nuw nsw i32 %and8019.i, 67584
  br label %if.else8328.i

if.else8066.i:                                    ; preds = %if.else8060.i
  br i1 %1872, label %if.else8066.i.if.else8328.i_crit_edge, label %if.else8072.i

if.else8066.i.if.else8328.i_crit_edge:            ; preds = %if.else8066.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8328.i

if.else8072.i:                                    ; preds = %if.else8066.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8077.i = add nsw i32 %and8019.i, -98304
  %spec.select10853.i = select i1 %1874, i32 %add8077.i, i32 %and8019.i
  br label %if.else8328.i

if.then8101.i:                                    ; preds = %if.end8000.i, %if.end7913.i
  %1877 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1877)
  %1878 = load i32, ptr %virt, align 8
  %and8104.i = and i32 %1878, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8104.i)
  %tobool8105.not.i = icmp eq i32 %and8104.i, 0
  br i1 %tobool8105.not.i, label %if.then8101.i.cond.false8127.i_crit_edge, label %land.lhs.true8106.i

if.then8101.i.cond.false8127.i_crit_edge:         ; preds = %if.then8101.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

land.lhs.true8106.i:                              ; preds = %if.then8101.i
  %funcs8109.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1879 = ptrtoint ptr %funcs8109.i to i32
  call void @__asan_load4_noabort(i32 %1879)
  %1880 = load ptr, ptr %funcs8109.i, align 4
  %tobool8110.not.i = icmp eq ptr %1880, null
  br i1 %tobool8110.not.i, label %land.lhs.true8106.i.cond.false8127.i_crit_edge, label %land.lhs.true8111.i

land.lhs.true8106.i.cond.false8127.i_crit_edge:   ; preds = %land.lhs.true8106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

land.lhs.true8111.i:                              ; preds = %land.lhs.true8106.i
  %sriov_wreg8115.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1880, i32 0, i32 12
  %1881 = ptrtoint ptr %sriov_wreg8115.i to i32
  call void @__asan_load4_noabort(i32 %1881)
  %1882 = load ptr, ptr %sriov_wreg8115.i, align 4
  %tobool8116.not.i = icmp eq ptr %1882, null
  br i1 %tobool8116.not.i, label %land.lhs.true8111.i.cond.false8127.i_crit_edge, label %cond.true8117.i

land.lhs.true8111.i.cond.false8127.i_crit_edge:   ; preds = %land.lhs.true8111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

cond.true8117.i:                                  ; preds = %land.lhs.true8111.i
  call void @__sanitizer_cov_trace_pc() #9
  %1883 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1883)
  %1884 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8125.i = getelementptr i32, ptr %1884, i32 1
  %1885 = ptrtoint ptr %arrayidx8125.i to i32
  call void @__asan_load4_noabort(i32 %1885)
  %1886 = load i32, ptr %arrayidx8125.i, align 4
  %add8126.i = add i32 %1886, 18
  tail call void %1882(ptr noundef %adev, i32 noundef %add8126.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8133.i

cond.false8127.i:                                 ; preds = %land.lhs.true8111.i.cond.false8127.i_crit_edge, %land.lhs.true8106.i.cond.false8127.i_crit_edge, %if.then8101.i.cond.false8127.i_crit_edge
  %1887 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1887)
  %1888 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8131.i = getelementptr i32, ptr %1888, i32 1
  %1889 = ptrtoint ptr %arrayidx8131.i to i32
  call void @__asan_load4_noabort(i32 %1889)
  %1890 = load i32, ptr %arrayidx8131.i, align 4
  %add8132.i = add i32 %1890, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8132.i, i32 noundef 4096, i32 noundef 0) #7
  br label %cond.end8133.i

cond.end8133.i:                                   ; preds = %cond.false8127.i, %cond.true8117.i
  %1891 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1891)
  %1892 = load i32, ptr %virt, align 8
  %and8136.i = and i32 %1892, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8136.i)
  %tobool8137.not.i = icmp eq i32 %and8136.i, 0
  br i1 %tobool8137.not.i, label %cond.end8133.i.cond.false8240.i_crit_edge, label %land.lhs.true8138.i

cond.end8133.i.cond.false8240.i_crit_edge:        ; preds = %cond.end8133.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

land.lhs.true8138.i:                              ; preds = %cond.end8133.i
  %funcs8141.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1893 = ptrtoint ptr %funcs8141.i to i32
  call void @__asan_load4_noabort(i32 %1893)
  %1894 = load ptr, ptr %funcs8141.i, align 4
  %tobool8142.not.i = icmp eq ptr %1894, null
  br i1 %tobool8142.not.i, label %land.lhs.true8138.i.cond.false8240.i_crit_edge, label %land.lhs.true8143.i

land.lhs.true8138.i.cond.false8240.i_crit_edge:   ; preds = %land.lhs.true8138.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

land.lhs.true8143.i:                              ; preds = %land.lhs.true8138.i
  %sriov_wreg8147.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1894, i32 0, i32 12
  %1895 = ptrtoint ptr %sriov_wreg8147.i to i32
  call void @__asan_load4_noabort(i32 %1895)
  %1896 = load ptr, ptr %sriov_wreg8147.i, align 4
  %tobool8148.not.i = icmp eq ptr %1896, null
  br i1 %tobool8148.not.i, label %land.lhs.true8143.i.cond.false8240.i_crit_edge, label %cond.true8149.i

land.lhs.true8143.i.cond.false8240.i_crit_edge:   ; preds = %land.lhs.true8143.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

cond.true8149.i:                                  ; preds = %land.lhs.true8143.i
  %1897 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1897)
  %1898 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8157.i = getelementptr i32, ptr %1898, i32 1
  %1899 = ptrtoint ptr %arrayidx8157.i to i32
  call void @__asan_load4_noabort(i32 %1899)
  %1900 = load i32, ptr %arrayidx8157.i, align 4
  %add8158.i = add i32 %1900, 17
  %1901 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1901)
  %1902 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8168.i = getelementptr i32, ptr %1902, i32 1
  %1903 = ptrtoint ptr %arrayidx8168.i to i32
  call void @__asan_load4_noabort(i32 %1903)
  %1904 = load i32, ptr %arrayidx8168.i, align 4
  %add8169.i = shl i32 %1904, 2
  %shl8170.i = add i32 %add8169.i, 1356
  %and8171.i = and i32 %shl8170.i, 1048572
  %1905 = add nsw i32 %and8171.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1905)
  %1906 = icmp ult i32 %1905, 9728
  %1907 = add nsw i32 %and8171.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1907)
  %1908 = icmp ult i32 %1907, 9728
  %1909 = add nsw i32 %and8171.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1909)
  %1910 = icmp ult i32 %1909, 1536
  br i1 %1906, label %cond.true8149.i.if.end8235.i_crit_edge, label %if.else8212.i

cond.true8149.i.if.end8235.i_crit_edge:           ; preds = %cond.true8149.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8235.i

if.else8212.i:                                    ; preds = %cond.true8149.i
  %1911 = add nsw i32 %and8171.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1911)
  %1912 = icmp ult i32 %1911, 1536
  br i1 %1912, label %if.then8214.i, label %if.else8218.i

if.then8214.i:                                    ; preds = %if.else8212.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8217.i = add nuw nsw i32 %and8171.i, 67584
  br label %if.end8235.i

if.else8218.i:                                    ; preds = %if.else8212.i
  br i1 %1908, label %if.else8218.i.if.end8235.i_crit_edge, label %if.else8224.i

if.else8218.i.if.end8235.i_crit_edge:             ; preds = %if.else8218.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8235.i

if.else8224.i:                                    ; preds = %if.else8218.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8229.i = add nsw i32 %and8171.i, -98304
  %spec.select10854.i = select i1 %1910, i32 %add8229.i, i32 %and8171.i
  br label %if.end8235.i

if.end8235.i:                                     ; preds = %if.else8224.i, %if.else8218.i.if.end8235.i_crit_edge, %if.then8214.i, %cond.true8149.i.if.end8235.i_crit_edge
  %internal_reg_offset8159.0.i = phi i32 [ %add8217.i, %if.then8214.i ], [ %spec.select10854.i, %if.else8224.i ], [ %1905, %cond.true8149.i.if.end8235.i_crit_edge ], [ %1907, %if.else8218.i.if.end8235.i_crit_edge ]
  %1913 = shl i32 %internal_reg_offset8159.0.i, 14
  %shl8238.i = and i32 %1913, -65536
  %or8239.i = or i32 %shl8238.i, 1
  tail call void %1896(ptr noundef %adev, i32 noundef %add8158.i, i32 noundef %or8239.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8423.i

cond.false8240.i:                                 ; preds = %land.lhs.true8143.i.cond.false8240.i_crit_edge, %land.lhs.true8138.i.cond.false8240.i_crit_edge, %cond.end8133.i.cond.false8240.i_crit_edge
  %1914 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1914)
  %1915 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8244.i = getelementptr i32, ptr %1915, i32 1
  %1916 = ptrtoint ptr %arrayidx8244.i to i32
  call void @__asan_load4_noabort(i32 %1916)
  %1917 = load i32, ptr %arrayidx8244.i, align 4
  %add8245.i = add i32 %1917, 17
  %1918 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1918)
  %1919 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8255.i = getelementptr i32, ptr %1919, i32 1
  %1920 = ptrtoint ptr %arrayidx8255.i to i32
  call void @__asan_load4_noabort(i32 %1920)
  %1921 = load i32, ptr %arrayidx8255.i, align 4
  %add8256.i = shl i32 %1921, 2
  %shl8257.i = add i32 %add8256.i, 1356
  %and8258.i = and i32 %shl8257.i, 1048572
  %1922 = add nsw i32 %and8258.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1922)
  %1923 = icmp ult i32 %1922, 9728
  %1924 = add nsw i32 %and8258.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1924)
  %1925 = icmp ult i32 %1924, 9728
  %1926 = add nsw i32 %and8258.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1926)
  %1927 = icmp ult i32 %1926, 1536
  br i1 %1923, label %cond.false8240.i.if.end8322.i_crit_edge, label %if.else8299.i

cond.false8240.i.if.end8322.i_crit_edge:          ; preds = %cond.false8240.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8322.i

if.else8299.i:                                    ; preds = %cond.false8240.i
  %1928 = add nsw i32 %and8258.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1928)
  %1929 = icmp ult i32 %1928, 1536
  br i1 %1929, label %if.then8301.i, label %if.else8305.i

if.then8301.i:                                    ; preds = %if.else8299.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8304.i = add nuw nsw i32 %and8258.i, 67584
  br label %if.end8322.i

if.else8305.i:                                    ; preds = %if.else8299.i
  br i1 %1925, label %if.else8305.i.if.end8322.i_crit_edge, label %if.else8311.i

if.else8305.i.if.end8322.i_crit_edge:             ; preds = %if.else8305.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8322.i

if.else8311.i:                                    ; preds = %if.else8305.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8316.i = add nsw i32 %and8258.i, -98304
  %spec.select10855.i = select i1 %1927, i32 %add8316.i, i32 %and8258.i
  br label %if.end8322.i

if.end8322.i:                                     ; preds = %if.else8311.i, %if.else8305.i.if.end8322.i_crit_edge, %if.then8301.i, %cond.false8240.i.if.end8322.i_crit_edge
  %internal_reg_offset8246.0.i = phi i32 [ %add8304.i, %if.then8301.i ], [ %spec.select10855.i, %if.else8311.i ], [ %1922, %cond.false8240.i.if.end8322.i_crit_edge ], [ %1924, %if.else8305.i.if.end8322.i_crit_edge ]
  %1930 = shl i32 %internal_reg_offset8246.0.i, 14
  %shl8325.i = and i32 %1930, -65536
  %or8326.i = or i32 %shl8325.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8245.i, i32 noundef %or8326.i, i32 noundef 0) #7
  br label %if.then8423.i

if.else8328.i:                                    ; preds = %if.else8072.i, %if.else8066.i.if.else8328.i_crit_edge, %if.then8062.i, %if.else8006.i.if.else8328.i_crit_edge
  %internal_reg_offset8007.0.i = phi i32 [ %add8065.i, %if.then8062.i ], [ %spec.select10853.i, %if.else8072.i ], [ %1869, %if.else8006.i.if.else8328.i_crit_edge ], [ %1871, %if.else8066.i.if.else8328.i_crit_edge ]
  %shr8085.i = lshr i32 %internal_reg_offset8007.0.i, 2
  %1931 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1931)
  %1932 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8090.i = getelementptr i32, ptr %1932, i32 1
  store ptr %incdec.ptr8090.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1933 = ptrtoint ptr %1932 to i32
  call void @__asan_store4_noabort(i32 %1933)
  store i32 %shr8085.i, ptr %1932, align 4
  %1934 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8095.i = getelementptr i32, ptr %1934, i32 1
  store ptr %incdec.ptr8095.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1935 = ptrtoint ptr %1934 to i32
  call void @__asan_store4_noabort(i32 %1935)
  store i32 0, ptr %1934, align 4
  %1936 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1936)
  %1937 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8338.i = getelementptr i32, ptr %1937, i32 1
  %1938 = ptrtoint ptr %arrayidx8338.i to i32
  call void @__asan_load4_noabort(i32 %1938)
  %1939 = load i32, ptr %arrayidx8338.i, align 4
  %add8339.i = shl i32 %1939, 2
  %shl8340.i = add i32 %add8339.i, 1356
  %and8341.i = and i32 %shl8340.i, 1048572
  %1940 = add nsw i32 %and8341.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1940)
  %1941 = icmp ult i32 %1940, 9728
  %1942 = add nsw i32 %and8341.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1942)
  %1943 = icmp ult i32 %1942, 9728
  %1944 = add nsw i32 %and8341.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1944)
  %1945 = icmp ult i32 %1944, 1536
  br i1 %1941, label %if.else8328.i.if.else8654.i_crit_edge, label %if.else8382.i

if.else8328.i.if.else8654.i_crit_edge:            ; preds = %if.else8328.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8654.i

if.else8382.i:                                    ; preds = %if.else8328.i
  %1946 = add nsw i32 %and8341.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1946)
  %1947 = icmp ult i32 %1946, 1536
  br i1 %1947, label %if.then8384.i, label %if.else8388.i

if.then8384.i:                                    ; preds = %if.else8382.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8387.i = add nuw nsw i32 %and8341.i, 67584
  br label %if.else8654.i

if.else8388.i:                                    ; preds = %if.else8382.i
  br i1 %1943, label %if.else8388.i.if.else8654.i_crit_edge, label %if.else8394.i

if.else8388.i.if.else8654.i_crit_edge:            ; preds = %if.else8388.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8654.i

if.else8394.i:                                    ; preds = %if.else8388.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8399.i = add nsw i32 %and8341.i, -98304
  %spec.select10856.i = select i1 %1945, i32 %add8399.i, i32 %and8341.i
  br label %if.else8654.i

if.then8423.i:                                    ; preds = %if.end8322.i, %if.end8235.i
  %1948 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1948)
  %1949 = load i32, ptr %virt, align 8
  %and8426.i = and i32 %1949, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8426.i)
  %tobool8427.not.i = icmp eq i32 %and8426.i, 0
  br i1 %tobool8427.not.i, label %if.then8423.i.cond.false8450.i_crit_edge, label %land.lhs.true8428.i

if.then8423.i.cond.false8450.i_crit_edge:         ; preds = %if.then8423.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

land.lhs.true8428.i:                              ; preds = %if.then8423.i
  %funcs8431.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1950 = ptrtoint ptr %funcs8431.i to i32
  call void @__asan_load4_noabort(i32 %1950)
  %1951 = load ptr, ptr %funcs8431.i, align 4
  %tobool8432.not.i = icmp eq ptr %1951, null
  br i1 %tobool8432.not.i, label %land.lhs.true8428.i.cond.false8450.i_crit_edge, label %land.lhs.true8433.i

land.lhs.true8428.i.cond.false8450.i_crit_edge:   ; preds = %land.lhs.true8428.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

land.lhs.true8433.i:                              ; preds = %land.lhs.true8428.i
  %sriov_wreg8437.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1951, i32 0, i32 12
  %1952 = ptrtoint ptr %sriov_wreg8437.i to i32
  call void @__asan_load4_noabort(i32 %1952)
  %1953 = load ptr, ptr %sriov_wreg8437.i, align 4
  %tobool8438.not.i = icmp eq ptr %1953, null
  br i1 %tobool8438.not.i, label %land.lhs.true8433.i.cond.false8450.i_crit_edge, label %cond.true8439.i

land.lhs.true8433.i.cond.false8450.i_crit_edge:   ; preds = %land.lhs.true8433.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

cond.true8439.i:                                  ; preds = %land.lhs.true8433.i
  call void @__sanitizer_cov_trace_pc() #9
  %1954 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1954)
  %1955 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8447.i = getelementptr i32, ptr %1955, i32 1
  %1956 = ptrtoint ptr %arrayidx8447.i to i32
  call void @__asan_load4_noabort(i32 %1956)
  %1957 = load i32, ptr %arrayidx8447.i, align 4
  %add8448.i = add i32 %1957, 18
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1958 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %1958)
  %1959 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %1953(ptr noundef %adev, i32 noundef %add8448.i, i32 noundef %1959, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8459.i

cond.false8450.i:                                 ; preds = %land.lhs.true8433.i.cond.false8450.i_crit_edge, %land.lhs.true8428.i.cond.false8450.i_crit_edge, %if.then8423.i.cond.false8450.i_crit_edge
  %1960 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1960)
  %1961 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8454.i = getelementptr i32, ptr %1961, i32 1
  %1962 = ptrtoint ptr %arrayidx8454.i to i32
  call void @__asan_load4_noabort(i32 %1962)
  %1963 = load i32, ptr %arrayidx8454.i, align 4
  %add8455.i = add i32 %1963, 18
  %gb_addr_config8458.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1964 = ptrtoint ptr %gb_addr_config8458.i to i32
  call void @__asan_load4_noabort(i32 %1964)
  %1965 = load i32, ptr %gb_addr_config8458.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8455.i, i32 noundef %1965, i32 noundef 0) #7
  br label %cond.end8459.i

cond.end8459.i:                                   ; preds = %cond.false8450.i, %cond.true8439.i
  %1966 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1966)
  %1967 = load i32, ptr %virt, align 8
  %and8462.i = and i32 %1967, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8462.i)
  %tobool8463.not.i = icmp eq i32 %and8462.i, 0
  br i1 %tobool8463.not.i, label %cond.end8459.i.cond.false8566.i_crit_edge, label %land.lhs.true8464.i

cond.end8459.i.cond.false8566.i_crit_edge:        ; preds = %cond.end8459.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

land.lhs.true8464.i:                              ; preds = %cond.end8459.i
  %funcs8467.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1968 = ptrtoint ptr %funcs8467.i to i32
  call void @__asan_load4_noabort(i32 %1968)
  %1969 = load ptr, ptr %funcs8467.i, align 4
  %tobool8468.not.i = icmp eq ptr %1969, null
  br i1 %tobool8468.not.i, label %land.lhs.true8464.i.cond.false8566.i_crit_edge, label %land.lhs.true8469.i

land.lhs.true8464.i.cond.false8566.i_crit_edge:   ; preds = %land.lhs.true8464.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

land.lhs.true8469.i:                              ; preds = %land.lhs.true8464.i
  %sriov_wreg8473.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1969, i32 0, i32 12
  %1970 = ptrtoint ptr %sriov_wreg8473.i to i32
  call void @__asan_load4_noabort(i32 %1970)
  %1971 = load ptr, ptr %sriov_wreg8473.i, align 4
  %tobool8474.not.i = icmp eq ptr %1971, null
  br i1 %tobool8474.not.i, label %land.lhs.true8469.i.cond.false8566.i_crit_edge, label %cond.true8475.i

land.lhs.true8469.i.cond.false8566.i_crit_edge:   ; preds = %land.lhs.true8469.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

cond.true8475.i:                                  ; preds = %land.lhs.true8469.i
  %1972 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1972)
  %1973 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8483.i = getelementptr i32, ptr %1973, i32 1
  %1974 = ptrtoint ptr %arrayidx8483.i to i32
  call void @__asan_load4_noabort(i32 %1974)
  %1975 = load i32, ptr %arrayidx8483.i, align 4
  %add8484.i = add i32 %1975, 17
  %1976 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1976)
  %1977 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8494.i = getelementptr i32, ptr %1977, i32 1
  %1978 = ptrtoint ptr %arrayidx8494.i to i32
  call void @__asan_load4_noabort(i32 %1978)
  %1979 = load i32, ptr %arrayidx8494.i, align 4
  %add8495.i = shl i32 %1979, 2
  %shl8496.i = add i32 %add8495.i, 292
  %and8497.i = and i32 %shl8496.i, 1048572
  %1980 = add nsw i32 %and8497.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1980)
  %1981 = icmp ult i32 %1980, 9728
  %1982 = add nsw i32 %and8497.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1982)
  %1983 = icmp ult i32 %1982, 9728
  %1984 = add nsw i32 %and8497.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1984)
  %1985 = icmp ult i32 %1984, 1536
  br i1 %1981, label %cond.true8475.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge, label %if.else8538.i

cond.true8475.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge: ; preds = %cond.true8475.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_mc_resume_dpg_mode.exit

if.else8538.i:                                    ; preds = %cond.true8475.i
  %1986 = add nsw i32 %and8497.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1986)
  %1987 = icmp ult i32 %1986, 1536
  br i1 %1987, label %if.then8540.i, label %if.else8544.i

if.then8540.i:                                    ; preds = %if.else8538.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8543.i = add nuw nsw i32 %and8497.i, 67584
  br label %vcn_v2_5_mc_resume_dpg_mode.exit

if.else8544.i:                                    ; preds = %if.else8538.i
  br i1 %1983, label %if.else8544.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge, label %if.else8550.i

if.else8544.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge: ; preds = %if.else8544.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_mc_resume_dpg_mode.exit

if.else8550.i:                                    ; preds = %if.else8544.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8555.i = add nsw i32 %and8497.i, -98304
  %spec.select10857.i = select i1 %1985, i32 %add8555.i, i32 %and8497.i
  br label %vcn_v2_5_mc_resume_dpg_mode.exit

cond.false8566.i:                                 ; preds = %land.lhs.true8469.i.cond.false8566.i_crit_edge, %land.lhs.true8464.i.cond.false8566.i_crit_edge, %cond.end8459.i.cond.false8566.i_crit_edge
  %1988 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1988)
  %1989 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8570.i = getelementptr i32, ptr %1989, i32 1
  %1990 = ptrtoint ptr %arrayidx8570.i to i32
  call void @__asan_load4_noabort(i32 %1990)
  %1991 = load i32, ptr %arrayidx8570.i, align 4
  %add8571.i = add i32 %1991, 17
  %1992 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %1992)
  %1993 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8581.i = getelementptr i32, ptr %1993, i32 1
  %1994 = ptrtoint ptr %arrayidx8581.i to i32
  call void @__asan_load4_noabort(i32 %1994)
  %1995 = load i32, ptr %arrayidx8581.i, align 4
  %add8582.i = shl i32 %1995, 2
  %shl8583.i = add i32 %add8582.i, 292
  %and8584.i = and i32 %shl8583.i, 1048572
  %1996 = add nsw i32 %and8584.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1996)
  %1997 = icmp ult i32 %1996, 9728
  %1998 = add nsw i32 %and8584.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1998)
  %1999 = icmp ult i32 %1998, 9728
  %2000 = add nsw i32 %and8584.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2000)
  %2001 = icmp ult i32 %2000, 1536
  br i1 %1997, label %cond.false8566.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge, label %if.else8625.i

cond.false8566.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge: ; preds = %cond.false8566.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_mc_resume_dpg_mode.exit.thread84

if.else8625.i:                                    ; preds = %cond.false8566.i
  %2002 = add nsw i32 %and8584.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2002)
  %2003 = icmp ult i32 %2002, 1536
  br i1 %2003, label %if.then8627.i, label %if.else8631.i

if.then8627.i:                                    ; preds = %if.else8625.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8630.i = add nuw nsw i32 %and8584.i, 67584
  br label %vcn_v2_5_mc_resume_dpg_mode.exit.thread84

if.else8631.i:                                    ; preds = %if.else8625.i
  br i1 %1999, label %if.else8631.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge, label %if.else8637.i

if.else8631.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge: ; preds = %if.else8631.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_5_mc_resume_dpg_mode.exit.thread84

if.else8637.i:                                    ; preds = %if.else8631.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8642.i = add nsw i32 %and8584.i, -98304
  %spec.select10858.i = select i1 %2001, i32 %add8642.i, i32 %and8584.i
  br label %vcn_v2_5_mc_resume_dpg_mode.exit.thread84

vcn_v2_5_mc_resume_dpg_mode.exit.thread84:        ; preds = %if.else8637.i, %if.else8631.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge, %if.then8627.i, %cond.false8566.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge
  %internal_reg_offset8572.0.i = phi i32 [ %add8630.i, %if.then8627.i ], [ %spec.select10858.i, %if.else8637.i ], [ %1996, %cond.false8566.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge ], [ %1998, %if.else8631.i.vcn_v2_5_mc_resume_dpg_mode.exit.thread84_crit_edge ]
  %2004 = shl i32 %internal_reg_offset8572.0.i, 14
  %shl8651.i = and i32 %2004, -65536
  %or8652.i = or i32 %shl8651.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8571.i, i32 noundef %or8652.i, i32 noundef 0) #7
  br label %if.then2318

if.else8654.i:                                    ; preds = %if.else8394.i, %if.else8388.i.if.else8654.i_crit_edge, %if.then8384.i, %if.else8328.i.if.else8654.i_crit_edge
  %internal_reg_offset8329.0.i = phi i32 [ %add8387.i, %if.then8384.i ], [ %spec.select10856.i, %if.else8394.i ], [ %1940, %if.else8328.i.if.else8654.i_crit_edge ], [ %1942, %if.else8388.i.if.else8654.i_crit_edge ]
  %shr8407.i = lshr i32 %internal_reg_offset8329.0.i, 2
  %2005 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2005)
  %2006 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8412.i = getelementptr i32, ptr %2006, i32 1
  store ptr %incdec.ptr8412.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %2007 = ptrtoint ptr %2006 to i32
  call void @__asan_store4_noabort(i32 %2007)
  store i32 %shr8407.i, ptr %2006, align 4
  %2008 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8417.i = getelementptr i32, ptr %2008, i32 1
  store ptr %incdec.ptr8417.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %2009 = ptrtoint ptr %2008 to i32
  call void @__asan_store4_noabort(i32 %2009)
  store i32 4096, ptr %2008, align 4
  %2010 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load ptr, ptr %arrayidx1, align 8
  %arrayidx8664.i = getelementptr i32, ptr %2011, i32 1
  %2012 = ptrtoint ptr %arrayidx8664.i to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load i32, ptr %arrayidx8664.i, align 4
  %add8665.i = shl i32 %2013, 2
  %shl8666.i = add i32 %add8665.i, 292
  %and8667.i = and i32 %shl8666.i, 1048572
  %2014 = add nsw i32 %and8667.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2014)
  %2015 = icmp ult i32 %2014, 9728
  %2016 = add nsw i32 %and8667.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2016)
  %2017 = icmp ult i32 %2016, 9728
  %2018 = add nsw i32 %and8667.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2018)
  %2019 = icmp ult i32 %2018, 1536
  br i1 %2015, label %if.else8654.i.if.else2545_crit_edge, label %if.else8708.i

if.else8654.i.if.else2545_crit_edge:              ; preds = %if.else8654.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2545

if.else8708.i:                                    ; preds = %if.else8654.i
  %2020 = add nsw i32 %and8667.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2020)
  %2021 = icmp ult i32 %2020, 1536
  br i1 %2021, label %if.then8710.i, label %if.else8714.i

if.then8710.i:                                    ; preds = %if.else8708.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8713.i = add nuw nsw i32 %and8667.i, 67584
  br label %if.else2545

if.else8714.i:                                    ; preds = %if.else8708.i
  br i1 %2017, label %if.else8714.i.if.else2545_crit_edge, label %if.else8720.i

if.else8714.i.if.else2545_crit_edge:              ; preds = %if.else8714.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2545

if.else8720.i:                                    ; preds = %if.else8714.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8725.i = add nsw i32 %and8667.i, -98304
  %spec.select10859.i = select i1 %2019, i32 %add8725.i, i32 %and8667.i
  br label %if.else2545

vcn_v2_5_mc_resume_dpg_mode.exit:                 ; preds = %if.else8550.i, %if.else8544.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge, %if.then8540.i, %cond.true8475.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge
  %internal_reg_offset8485.0.i = phi i32 [ %add8543.i, %if.then8540.i ], [ %spec.select10857.i, %if.else8550.i ], [ %1980, %cond.true8475.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge ], [ %1982, %if.else8544.i.vcn_v2_5_mc_resume_dpg_mode.exit_crit_edge ]
  %2022 = shl i32 %internal_reg_offset8485.0.i, 14
  %shl8564.i = and i32 %2022, -65536
  %or8565.i = or i32 %shl8564.i, 1
  tail call void %1971(ptr noundef %adev, i32 noundef %add8484.i, i32 noundef %or8565.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2318

if.then2318:                                      ; preds = %vcn_v2_5_mc_resume_dpg_mode.exit, %vcn_v2_5_mc_resume_dpg_mode.exit.thread84
  %2023 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2023)
  %2024 = load i32, ptr %virt, align 8
  %and2321 = and i32 %2024, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2321)
  %tobool2322.not = icmp eq i32 %and2321, 0
  br i1 %tobool2322.not, label %if.then2318.cond.false2344_crit_edge, label %land.lhs.true2323

if.then2318.cond.false2344_crit_edge:             ; preds = %if.then2318
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

land.lhs.true2323:                                ; preds = %if.then2318
  %funcs2326 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2025 = ptrtoint ptr %funcs2326 to i32
  call void @__asan_load4_noabort(i32 %2025)
  %2026 = load ptr, ptr %funcs2326, align 4
  %tobool2327.not = icmp eq ptr %2026, null
  br i1 %tobool2327.not, label %land.lhs.true2323.cond.false2344_crit_edge, label %land.lhs.true2328

land.lhs.true2323.cond.false2344_crit_edge:       ; preds = %land.lhs.true2323
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

land.lhs.true2328:                                ; preds = %land.lhs.true2323
  %sriov_wreg2332 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2026, i32 0, i32 12
  %2027 = ptrtoint ptr %sriov_wreg2332 to i32
  call void @__asan_load4_noabort(i32 %2027)
  %2028 = load ptr, ptr %sriov_wreg2332, align 4
  %tobool2333.not = icmp eq ptr %2028, null
  br i1 %tobool2333.not, label %land.lhs.true2328.cond.false2344_crit_edge, label %cond.true2334

land.lhs.true2328.cond.false2344_crit_edge:       ; preds = %land.lhs.true2328
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

cond.true2334:                                    ; preds = %land.lhs.true2328
  call void @__sanitizer_cov_trace_pc() #9
  %2029 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2029)
  %2030 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2342 = getelementptr i32, ptr %2030, i32 1
  %2031 = ptrtoint ptr %arrayidx2342 to i32
  call void @__asan_load4_noabort(i32 %2031)
  %2032 = load i32, ptr %arrayidx2342, align 4
  %add2343 = add i32 %2032, 18
  tail call void %2028(ptr noundef %adev, i32 noundef %add2343, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2350

cond.false2344:                                   ; preds = %land.lhs.true2328.cond.false2344_crit_edge, %land.lhs.true2323.cond.false2344_crit_edge, %if.then2318.cond.false2344_crit_edge
  %2033 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2033)
  %2034 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2348 = getelementptr i32, ptr %2034, i32 1
  %2035 = ptrtoint ptr %arrayidx2348 to i32
  call void @__asan_load4_noabort(i32 %2035)
  %2036 = load i32, ptr %arrayidx2348, align 4
  %add2349 = add i32 %2036, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2349, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end2350

cond.end2350:                                     ; preds = %cond.false2344, %cond.true2334
  %2037 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2037)
  %2038 = load i32, ptr %virt, align 8
  %and2353 = and i32 %2038, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2353)
  %tobool2354.not = icmp eq i32 %and2353, 0
  br i1 %tobool2354.not, label %cond.end2350.cond.false2457_crit_edge, label %land.lhs.true2355

cond.end2350.cond.false2457_crit_edge:            ; preds = %cond.end2350
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

land.lhs.true2355:                                ; preds = %cond.end2350
  %funcs2358 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2039 = ptrtoint ptr %funcs2358 to i32
  call void @__asan_load4_noabort(i32 %2039)
  %2040 = load ptr, ptr %funcs2358, align 4
  %tobool2359.not = icmp eq ptr %2040, null
  br i1 %tobool2359.not, label %land.lhs.true2355.cond.false2457_crit_edge, label %land.lhs.true2360

land.lhs.true2355.cond.false2457_crit_edge:       ; preds = %land.lhs.true2355
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

land.lhs.true2360:                                ; preds = %land.lhs.true2355
  %sriov_wreg2364 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2040, i32 0, i32 12
  %2041 = ptrtoint ptr %sriov_wreg2364 to i32
  call void @__asan_load4_noabort(i32 %2041)
  %2042 = load ptr, ptr %sriov_wreg2364, align 4
  %tobool2365.not = icmp eq ptr %2042, null
  br i1 %tobool2365.not, label %land.lhs.true2360.cond.false2457_crit_edge, label %cond.true2366

land.lhs.true2360.cond.false2457_crit_edge:       ; preds = %land.lhs.true2360
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

cond.true2366:                                    ; preds = %land.lhs.true2360
  %2043 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2043)
  %2044 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2374 = getelementptr i32, ptr %2044, i32 1
  %2045 = ptrtoint ptr %arrayidx2374 to i32
  call void @__asan_load4_noabort(i32 %2045)
  %2046 = load i32, ptr %arrayidx2374, align 4
  %add2375 = add i32 %2046, 17
  %2047 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2047)
  %2048 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2385 = getelementptr i32, ptr %2048, i32 1
  %2049 = ptrtoint ptr %arrayidx2385 to i32
  call void @__asan_load4_noabort(i32 %2049)
  %2050 = load i32, ptr %arrayidx2385, align 4
  %add2386 = shl i32 %2050, 2
  %shl2387 = add i32 %add2386, 2480
  %and2388 = and i32 %shl2387, 1048572
  %2051 = add nsw i32 %and2388, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2051)
  %2052 = icmp ult i32 %2051, 9728
  %2053 = add nsw i32 %and2388, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2053)
  %2054 = icmp ult i32 %2053, 9728
  %2055 = add nsw i32 %and2388, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2055)
  %2056 = icmp ult i32 %2055, 1536
  br i1 %2052, label %cond.true2366.if.end2452_crit_edge, label %if.else2429

cond.true2366.if.end2452_crit_edge:               ; preds = %cond.true2366
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2452

if.else2429:                                      ; preds = %cond.true2366
  %2057 = add nsw i32 %and2388, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2057)
  %2058 = icmp ult i32 %2057, 1536
  br i1 %2058, label %if.then2431, label %if.else2435

if.then2431:                                      ; preds = %if.else2429
  call void @__sanitizer_cov_trace_pc() #9
  %add2434 = add nuw nsw i32 %and2388, 67584
  br label %if.end2452

if.else2435:                                      ; preds = %if.else2429
  br i1 %2054, label %if.else2435.if.end2452_crit_edge, label %if.else2441

if.else2435.if.end2452_crit_edge:                 ; preds = %if.else2435
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2452

if.else2441:                                      ; preds = %if.else2435
  call void @__sanitizer_cov_trace_pc() #9
  %add2446 = add nsw i32 %and2388, -98304
  %spec.select62 = select i1 %2056, i32 %add2446, i32 %and2388
  br label %if.end2452

if.end2452:                                       ; preds = %if.else2441, %if.else2435.if.end2452_crit_edge, %if.then2431, %cond.true2366.if.end2452_crit_edge
  %internal_reg_offset2376.0 = phi i32 [ %add2434, %if.then2431 ], [ %spec.select62, %if.else2441 ], [ %2051, %cond.true2366.if.end2452_crit_edge ], [ %2053, %if.else2435.if.end2452_crit_edge ]
  %2059 = shl i32 %internal_reg_offset2376.0, 14
  %shl2455 = and i32 %2059, -65536
  %or2456 = or i32 %shl2455, 1
  tail call void %2042(ptr noundef %adev, i32 noundef %add2375, i32 noundef %or2456, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2640

cond.false2457:                                   ; preds = %land.lhs.true2360.cond.false2457_crit_edge, %land.lhs.true2355.cond.false2457_crit_edge, %cond.end2350.cond.false2457_crit_edge
  %2060 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2060)
  %2061 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2461 = getelementptr i32, ptr %2061, i32 1
  %2062 = ptrtoint ptr %arrayidx2461 to i32
  call void @__asan_load4_noabort(i32 %2062)
  %2063 = load i32, ptr %arrayidx2461, align 4
  %add2462 = add i32 %2063, 17
  %2064 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2064)
  %2065 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2472 = getelementptr i32, ptr %2065, i32 1
  %2066 = ptrtoint ptr %arrayidx2472 to i32
  call void @__asan_load4_noabort(i32 %2066)
  %2067 = load i32, ptr %arrayidx2472, align 4
  %add2473 = shl i32 %2067, 2
  %shl2474 = add i32 %add2473, 2480
  %and2475 = and i32 %shl2474, 1048572
  %2068 = add nsw i32 %and2475, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2068)
  %2069 = icmp ult i32 %2068, 9728
  %2070 = add nsw i32 %and2475, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2070)
  %2071 = icmp ult i32 %2070, 9728
  %2072 = add nsw i32 %and2475, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2072)
  %2073 = icmp ult i32 %2072, 1536
  br i1 %2069, label %cond.false2457.if.end2539_crit_edge, label %if.else2516

cond.false2457.if.end2539_crit_edge:              ; preds = %cond.false2457
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2539

if.else2516:                                      ; preds = %cond.false2457
  %2074 = add nsw i32 %and2475, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2074)
  %2075 = icmp ult i32 %2074, 1536
  br i1 %2075, label %if.then2518, label %if.else2522

if.then2518:                                      ; preds = %if.else2516
  call void @__sanitizer_cov_trace_pc() #9
  %add2521 = add nuw nsw i32 %and2475, 67584
  br label %if.end2539

if.else2522:                                      ; preds = %if.else2516
  br i1 %2071, label %if.else2522.if.end2539_crit_edge, label %if.else2528

if.else2522.if.end2539_crit_edge:                 ; preds = %if.else2522
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2539

if.else2528:                                      ; preds = %if.else2522
  call void @__sanitizer_cov_trace_pc() #9
  %add2533 = add nsw i32 %and2475, -98304
  %spec.select63 = select i1 %2073, i32 %add2533, i32 %and2475
  br label %if.end2539

if.end2539:                                       ; preds = %if.else2528, %if.else2522.if.end2539_crit_edge, %if.then2518, %cond.false2457.if.end2539_crit_edge
  %internal_reg_offset2463.0 = phi i32 [ %add2521, %if.then2518 ], [ %spec.select63, %if.else2528 ], [ %2068, %cond.false2457.if.end2539_crit_edge ], [ %2070, %if.else2522.if.end2539_crit_edge ]
  %2076 = shl i32 %internal_reg_offset2463.0, 14
  %shl2542 = and i32 %2076, -65536
  %or2543 = or i32 %shl2542, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2462, i32 noundef %or2543, i32 noundef 0) #7
  br label %if.then2640

if.else2545:                                      ; preds = %if.else8720.i, %if.else8714.i.if.else2545_crit_edge, %if.then8710.i, %if.else8654.i.if.else2545_crit_edge
  %internal_reg_offset8655.0.i = phi i32 [ %add8713.i, %if.then8710.i ], [ %spec.select10859.i, %if.else8720.i ], [ %2014, %if.else8654.i.if.else2545_crit_edge ], [ %2016, %if.else8714.i.if.else2545_crit_edge ]
  %shr8733.i = lshr i32 %internal_reg_offset8655.0.i, 2
  %2077 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2077)
  %2078 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8738.i = getelementptr i32, ptr %2078, i32 1
  store ptr %incdec.ptr8738.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %2079 = ptrtoint ptr %2078 to i32
  call void @__asan_store4_noabort(i32 %2079)
  store i32 %shr8733.i, ptr %2078, align 4
  %gb_addr_config8741.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %2080 = ptrtoint ptr %gb_addr_config8741.i to i32
  call void @__asan_load4_noabort(i32 %2080)
  %2081 = load i32, ptr %gb_addr_config8741.i, align 4
  %2082 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8746.i = getelementptr i32, ptr %2082, i32 1
  store ptr %incdec.ptr8746.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %2083 = ptrtoint ptr %2082 to i32
  call void @__asan_store4_noabort(i32 %2083)
  store i32 %2081, ptr %2082, align 4
  %2084 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2084)
  %2085 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2555 = getelementptr i32, ptr %2085, i32 1
  %2086 = ptrtoint ptr %arrayidx2555 to i32
  call void @__asan_load4_noabort(i32 %2086)
  %2087 = load i32, ptr %arrayidx2555, align 4
  %add2556 = shl i32 %2087, 2
  %shl2557 = add i32 %add2556, 2480
  %and2558 = and i32 %shl2557, 1048572
  %2088 = add nsw i32 %and2558, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2088)
  %2089 = icmp ult i32 %2088, 9728
  %2090 = add nsw i32 %and2558, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2090)
  %2091 = icmp ult i32 %2090, 9728
  %2092 = add nsw i32 %and2558, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2092)
  %2093 = icmp ult i32 %2092, 1536
  br i1 %2089, label %if.else2545.if.else2867_crit_edge, label %if.else2599

if.else2545.if.else2867_crit_edge:                ; preds = %if.else2545
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2867

if.else2599:                                      ; preds = %if.else2545
  %2094 = add nsw i32 %and2558, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2094)
  %2095 = icmp ult i32 %2094, 1536
  br i1 %2095, label %if.then2601, label %if.else2605

if.then2601:                                      ; preds = %if.else2599
  call void @__sanitizer_cov_trace_pc() #9
  %add2604 = add nuw nsw i32 %and2558, 67584
  br label %if.else2867

if.else2605:                                      ; preds = %if.else2599
  br i1 %2091, label %if.else2605.if.else2867_crit_edge, label %if.else2611

if.else2605.if.else2867_crit_edge:                ; preds = %if.else2605
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2867

if.else2611:                                      ; preds = %if.else2605
  call void @__sanitizer_cov_trace_pc() #9
  %add2616 = add nsw i32 %and2558, -98304
  %spec.select64 = select i1 %2093, i32 %add2616, i32 %and2558
  br label %if.else2867

if.then2640:                                      ; preds = %if.end2539, %if.end2452
  %2096 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2096)
  %2097 = load i32, ptr %virt, align 8
  %and2643 = and i32 %2097, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2643)
  %tobool2644.not = icmp eq i32 %and2643, 0
  br i1 %tobool2644.not, label %if.then2640.cond.false2666_crit_edge, label %land.lhs.true2645

if.then2640.cond.false2666_crit_edge:             ; preds = %if.then2640
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

land.lhs.true2645:                                ; preds = %if.then2640
  %funcs2648 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2098 = ptrtoint ptr %funcs2648 to i32
  call void @__asan_load4_noabort(i32 %2098)
  %2099 = load ptr, ptr %funcs2648, align 4
  %tobool2649.not = icmp eq ptr %2099, null
  br i1 %tobool2649.not, label %land.lhs.true2645.cond.false2666_crit_edge, label %land.lhs.true2650

land.lhs.true2645.cond.false2666_crit_edge:       ; preds = %land.lhs.true2645
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

land.lhs.true2650:                                ; preds = %land.lhs.true2645
  %sriov_wreg2654 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2099, i32 0, i32 12
  %2100 = ptrtoint ptr %sriov_wreg2654 to i32
  call void @__asan_load4_noabort(i32 %2100)
  %2101 = load ptr, ptr %sriov_wreg2654, align 4
  %tobool2655.not = icmp eq ptr %2101, null
  br i1 %tobool2655.not, label %land.lhs.true2650.cond.false2666_crit_edge, label %cond.true2656

land.lhs.true2650.cond.false2666_crit_edge:       ; preds = %land.lhs.true2650
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

cond.true2656:                                    ; preds = %land.lhs.true2650
  call void @__sanitizer_cov_trace_pc() #9
  %2102 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2102)
  %2103 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2664 = getelementptr i32, ptr %2103, i32 1
  %2104 = ptrtoint ptr %arrayidx2664 to i32
  call void @__asan_load4_noabort(i32 %2104)
  %2105 = load i32, ptr %arrayidx2664, align 4
  %add2665 = add i32 %2105, 18
  tail call void %2101(ptr noundef %adev, i32 noundef %add2665, i32 noundef 3, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2672

cond.false2666:                                   ; preds = %land.lhs.true2650.cond.false2666_crit_edge, %land.lhs.true2645.cond.false2666_crit_edge, %if.then2640.cond.false2666_crit_edge
  %2106 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2106)
  %2107 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2670 = getelementptr i32, ptr %2107, i32 1
  %2108 = ptrtoint ptr %arrayidx2670 to i32
  call void @__asan_load4_noabort(i32 %2108)
  %2109 = load i32, ptr %arrayidx2670, align 4
  %add2671 = add i32 %2109, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2671, i32 noundef 3, i32 noundef 0) #7
  br label %cond.end2672

cond.end2672:                                     ; preds = %cond.false2666, %cond.true2656
  %2110 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2110)
  %2111 = load i32, ptr %virt, align 8
  %and2675 = and i32 %2111, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2675)
  %tobool2676.not = icmp eq i32 %and2675, 0
  br i1 %tobool2676.not, label %cond.end2672.cond.false2779_crit_edge, label %land.lhs.true2677

cond.end2672.cond.false2779_crit_edge:            ; preds = %cond.end2672
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

land.lhs.true2677:                                ; preds = %cond.end2672
  %funcs2680 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2112 = ptrtoint ptr %funcs2680 to i32
  call void @__asan_load4_noabort(i32 %2112)
  %2113 = load ptr, ptr %funcs2680, align 4
  %tobool2681.not = icmp eq ptr %2113, null
  br i1 %tobool2681.not, label %land.lhs.true2677.cond.false2779_crit_edge, label %land.lhs.true2682

land.lhs.true2677.cond.false2779_crit_edge:       ; preds = %land.lhs.true2677
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

land.lhs.true2682:                                ; preds = %land.lhs.true2677
  %sriov_wreg2686 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2113, i32 0, i32 12
  %2114 = ptrtoint ptr %sriov_wreg2686 to i32
  call void @__asan_load4_noabort(i32 %2114)
  %2115 = load ptr, ptr %sriov_wreg2686, align 4
  %tobool2687.not = icmp eq ptr %2115, null
  br i1 %tobool2687.not, label %land.lhs.true2682.cond.false2779_crit_edge, label %cond.true2688

land.lhs.true2682.cond.false2779_crit_edge:       ; preds = %land.lhs.true2682
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

cond.true2688:                                    ; preds = %land.lhs.true2682
  %2116 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2116)
  %2117 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2696 = getelementptr i32, ptr %2117, i32 1
  %2118 = ptrtoint ptr %arrayidx2696 to i32
  call void @__asan_load4_noabort(i32 %2118)
  %2119 = load i32, ptr %arrayidx2696, align 4
  %add2697 = add i32 %2119, 17
  %2120 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2120)
  %2121 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2707 = getelementptr i32, ptr %2121, i32 1
  %2122 = ptrtoint ptr %arrayidx2707 to i32
  call void @__asan_load4_noabort(i32 %2122)
  %2123 = load i32, ptr %arrayidx2707, align 4
  %add2708 = shl i32 %2123, 2
  %shl2709 = add i32 %add2708, 2476
  %and2710 = and i32 %shl2709, 1048572
  %2124 = add nsw i32 %and2710, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2124)
  %2125 = icmp ult i32 %2124, 9728
  %2126 = add nsw i32 %and2710, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2126)
  %2127 = icmp ult i32 %2126, 9728
  %2128 = add nsw i32 %and2710, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2128)
  %2129 = icmp ult i32 %2128, 1536
  br i1 %2125, label %cond.true2688.if.end2774_crit_edge, label %if.else2751

cond.true2688.if.end2774_crit_edge:               ; preds = %cond.true2688
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2774

if.else2751:                                      ; preds = %cond.true2688
  %2130 = add nsw i32 %and2710, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2130)
  %2131 = icmp ult i32 %2130, 1536
  br i1 %2131, label %if.then2753, label %if.else2757

if.then2753:                                      ; preds = %if.else2751
  call void @__sanitizer_cov_trace_pc() #9
  %add2756 = add nuw nsw i32 %and2710, 67584
  br label %if.end2774

if.else2757:                                      ; preds = %if.else2751
  br i1 %2127, label %if.else2757.if.end2774_crit_edge, label %if.else2763

if.else2757.if.end2774_crit_edge:                 ; preds = %if.else2757
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2774

if.else2763:                                      ; preds = %if.else2757
  call void @__sanitizer_cov_trace_pc() #9
  %add2768 = add nsw i32 %and2710, -98304
  %spec.select65 = select i1 %2129, i32 %add2768, i32 %and2710
  br label %if.end2774

if.end2774:                                       ; preds = %if.else2763, %if.else2757.if.end2774_crit_edge, %if.then2753, %cond.true2688.if.end2774_crit_edge
  %internal_reg_offset2698.0 = phi i32 [ %add2756, %if.then2753 ], [ %spec.select65, %if.else2763 ], [ %2124, %cond.true2688.if.end2774_crit_edge ], [ %2126, %if.else2757.if.end2774_crit_edge ]
  %2132 = shl i32 %internal_reg_offset2698.0, 14
  %shl2777 = and i32 %2132, -65536
  %or2778 = or i32 %shl2777, 1
  tail call void %2115(ptr noundef %adev, i32 noundef %add2697, i32 noundef %or2778, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2962

cond.false2779:                                   ; preds = %land.lhs.true2682.cond.false2779_crit_edge, %land.lhs.true2677.cond.false2779_crit_edge, %cond.end2672.cond.false2779_crit_edge
  %2133 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2133)
  %2134 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2783 = getelementptr i32, ptr %2134, i32 1
  %2135 = ptrtoint ptr %arrayidx2783 to i32
  call void @__asan_load4_noabort(i32 %2135)
  %2136 = load i32, ptr %arrayidx2783, align 4
  %add2784 = add i32 %2136, 17
  %2137 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2137)
  %2138 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2794 = getelementptr i32, ptr %2138, i32 1
  %2139 = ptrtoint ptr %arrayidx2794 to i32
  call void @__asan_load4_noabort(i32 %2139)
  %2140 = load i32, ptr %arrayidx2794, align 4
  %add2795 = shl i32 %2140, 2
  %shl2796 = add i32 %add2795, 2476
  %and2797 = and i32 %shl2796, 1048572
  %2141 = add nsw i32 %and2797, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2141)
  %2142 = icmp ult i32 %2141, 9728
  %2143 = add nsw i32 %and2797, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2143)
  %2144 = icmp ult i32 %2143, 9728
  %2145 = add nsw i32 %and2797, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2145)
  %2146 = icmp ult i32 %2145, 1536
  br i1 %2142, label %cond.false2779.if.end2861_crit_edge, label %if.else2838

cond.false2779.if.end2861_crit_edge:              ; preds = %cond.false2779
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2861

if.else2838:                                      ; preds = %cond.false2779
  %2147 = add nsw i32 %and2797, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2147)
  %2148 = icmp ult i32 %2147, 1536
  br i1 %2148, label %if.then2840, label %if.else2844

if.then2840:                                      ; preds = %if.else2838
  call void @__sanitizer_cov_trace_pc() #9
  %add2843 = add nuw nsw i32 %and2797, 67584
  br label %if.end2861

if.else2844:                                      ; preds = %if.else2838
  br i1 %2144, label %if.else2844.if.end2861_crit_edge, label %if.else2850

if.else2844.if.end2861_crit_edge:                 ; preds = %if.else2844
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2861

if.else2850:                                      ; preds = %if.else2844
  call void @__sanitizer_cov_trace_pc() #9
  %add2855 = add nsw i32 %and2797, -98304
  %spec.select66 = select i1 %2146, i32 %add2855, i32 %and2797
  br label %if.end2861

if.end2861:                                       ; preds = %if.else2850, %if.else2844.if.end2861_crit_edge, %if.then2840, %cond.false2779.if.end2861_crit_edge
  %internal_reg_offset2785.0 = phi i32 [ %add2843, %if.then2840 ], [ %spec.select66, %if.else2850 ], [ %2141, %cond.false2779.if.end2861_crit_edge ], [ %2143, %if.else2844.if.end2861_crit_edge ]
  %2149 = shl i32 %internal_reg_offset2785.0, 14
  %shl2864 = and i32 %2149, -65536
  %or2865 = or i32 %shl2864, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2784, i32 noundef %or2865, i32 noundef 0) #7
  br label %if.then2962

if.else2867:                                      ; preds = %if.else2611, %if.else2605.if.else2867_crit_edge, %if.then2601, %if.else2545.if.else2867_crit_edge
  %internal_reg_offset2546.0 = phi i32 [ %add2604, %if.then2601 ], [ %spec.select64, %if.else2611 ], [ %2088, %if.else2545.if.else2867_crit_edge ], [ %2090, %if.else2605.if.else2867_crit_edge ]
  %shr2624 = lshr i32 %internal_reg_offset2546.0, 2
  %2150 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2150)
  %2151 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2629 = getelementptr i32, ptr %2151, i32 1
  store ptr %incdec.ptr2629, ptr %dpg_sram_curr_addr3430.i, align 8
  %2152 = ptrtoint ptr %2151 to i32
  call void @__asan_store4_noabort(i32 %2152)
  store i32 %shr2624, ptr %2151, align 4
  %2153 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2634 = getelementptr i32, ptr %2153, i32 1
  store ptr %incdec.ptr2634, ptr %dpg_sram_curr_addr3430.i, align 8
  %2154 = ptrtoint ptr %2153 to i32
  call void @__asan_store4_noabort(i32 %2154)
  store i32 16, ptr %2153, align 4
  %2155 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2155)
  %2156 = load ptr, ptr %arrayidx1, align 8
  %arrayidx2877 = getelementptr i32, ptr %2156, i32 1
  %2157 = ptrtoint ptr %arrayidx2877 to i32
  call void @__asan_load4_noabort(i32 %2157)
  %2158 = load i32, ptr %arrayidx2877, align 4
  %add2878 = shl i32 %2158, 2
  %shl2879 = add i32 %add2878, 2476
  %and2880 = and i32 %shl2879, 1048572
  %2159 = add nsw i32 %and2880, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2159)
  %2160 = icmp ult i32 %2159, 9728
  %2161 = add nsw i32 %and2880, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2161)
  %2162 = icmp ult i32 %2161, 9728
  %2163 = add nsw i32 %and2880, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2163)
  %2164 = icmp ult i32 %2163, 1536
  br i1 %2160, label %if.else2867.if.else3189_crit_edge, label %if.else2921

if.else2867.if.else3189_crit_edge:                ; preds = %if.else2867
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3189

if.else2921:                                      ; preds = %if.else2867
  %2165 = add nsw i32 %and2880, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2165)
  %2166 = icmp ult i32 %2165, 1536
  br i1 %2166, label %if.then2923, label %if.else2927

if.then2923:                                      ; preds = %if.else2921
  call void @__sanitizer_cov_trace_pc() #9
  %add2926 = add nuw nsw i32 %and2880, 67584
  br label %if.else3189

if.else2927:                                      ; preds = %if.else2921
  br i1 %2162, label %if.else2927.if.else3189_crit_edge, label %if.else2933

if.else2927.if.else3189_crit_edge:                ; preds = %if.else2927
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3189

if.else2933:                                      ; preds = %if.else2927
  call void @__sanitizer_cov_trace_pc() #9
  %add2938 = add nsw i32 %and2880, -98304
  %spec.select67 = select i1 %2164, i32 %add2938, i32 %and2880
  br label %if.else3189

if.then2962:                                      ; preds = %if.end2861, %if.end2774
  %2167 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2167)
  %2168 = load i32, ptr %virt, align 8
  %and2965 = and i32 %2168, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2965)
  %tobool2966.not = icmp eq i32 %and2965, 0
  br i1 %tobool2966.not, label %if.then2962.cond.false2988_crit_edge, label %land.lhs.true2967

if.then2962.cond.false2988_crit_edge:             ; preds = %if.then2962
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

land.lhs.true2967:                                ; preds = %if.then2962
  %funcs2970 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2169 = ptrtoint ptr %funcs2970 to i32
  call void @__asan_load4_noabort(i32 %2169)
  %2170 = load ptr, ptr %funcs2970, align 4
  %tobool2971.not = icmp eq ptr %2170, null
  br i1 %tobool2971.not, label %land.lhs.true2967.cond.false2988_crit_edge, label %land.lhs.true2972

land.lhs.true2967.cond.false2988_crit_edge:       ; preds = %land.lhs.true2967
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

land.lhs.true2972:                                ; preds = %land.lhs.true2967
  %sriov_wreg2976 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2170, i32 0, i32 12
  %2171 = ptrtoint ptr %sriov_wreg2976 to i32
  call void @__asan_load4_noabort(i32 %2171)
  %2172 = load ptr, ptr %sriov_wreg2976, align 4
  %tobool2977.not = icmp eq ptr %2172, null
  br i1 %tobool2977.not, label %land.lhs.true2972.cond.false2988_crit_edge, label %cond.true2978

land.lhs.true2972.cond.false2988_crit_edge:       ; preds = %land.lhs.true2972
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

cond.true2978:                                    ; preds = %land.lhs.true2972
  call void @__sanitizer_cov_trace_pc() #9
  %2173 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2173)
  %2174 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2986 = getelementptr i32, ptr %2174, i32 1
  %2175 = ptrtoint ptr %arrayidx2986 to i32
  call void @__asan_load4_noabort(i32 %2175)
  %2176 = load i32, ptr %arrayidx2986, align 4
  %add2987 = add i32 %2176, 18
  tail call void %2172(ptr noundef %adev, i32 noundef %add2987, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2994

cond.false2988:                                   ; preds = %land.lhs.true2972.cond.false2988_crit_edge, %land.lhs.true2967.cond.false2988_crit_edge, %if.then2962.cond.false2988_crit_edge
  %2177 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2177)
  %2178 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2992 = getelementptr i32, ptr %2178, i32 1
  %2179 = ptrtoint ptr %arrayidx2992 to i32
  call void @__asan_load4_noabort(i32 %2179)
  %2180 = load i32, ptr %arrayidx2992, align 4
  %add2993 = add i32 %2180, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2993, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2994

cond.end2994:                                     ; preds = %cond.false2988, %cond.true2978
  %2181 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2181)
  %2182 = load i32, ptr %virt, align 8
  %and2997 = and i32 %2182, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2997)
  %tobool2998.not = icmp eq i32 %and2997, 0
  br i1 %tobool2998.not, label %cond.end2994.cond.false3101_crit_edge, label %land.lhs.true2999

cond.end2994.cond.false3101_crit_edge:            ; preds = %cond.end2994
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

land.lhs.true2999:                                ; preds = %cond.end2994
  %funcs3002 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2183 = ptrtoint ptr %funcs3002 to i32
  call void @__asan_load4_noabort(i32 %2183)
  %2184 = load ptr, ptr %funcs3002, align 4
  %tobool3003.not = icmp eq ptr %2184, null
  br i1 %tobool3003.not, label %land.lhs.true2999.cond.false3101_crit_edge, label %land.lhs.true3004

land.lhs.true2999.cond.false3101_crit_edge:       ; preds = %land.lhs.true2999
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

land.lhs.true3004:                                ; preds = %land.lhs.true2999
  %sriov_wreg3008 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2184, i32 0, i32 12
  %2185 = ptrtoint ptr %sriov_wreg3008 to i32
  call void @__asan_load4_noabort(i32 %2185)
  %2186 = load ptr, ptr %sriov_wreg3008, align 4
  %tobool3009.not = icmp eq ptr %2186, null
  br i1 %tobool3009.not, label %land.lhs.true3004.cond.false3101_crit_edge, label %cond.true3010

land.lhs.true3004.cond.false3101_crit_edge:       ; preds = %land.lhs.true3004
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

cond.true3010:                                    ; preds = %land.lhs.true3004
  %2187 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2187)
  %2188 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3018 = getelementptr i32, ptr %2188, i32 1
  %2189 = ptrtoint ptr %arrayidx3018 to i32
  call void @__asan_load4_noabort(i32 %2189)
  %2190 = load i32, ptr %arrayidx3018, align 4
  %add3019 = add i32 %2190, 17
  %2191 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2191)
  %2192 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3029 = getelementptr i32, ptr %2192, i32 1
  %2193 = ptrtoint ptr %arrayidx3029 to i32
  call void @__asan_load4_noabort(i32 %2193)
  %2194 = load i32, ptr %arrayidx3029, align 4
  %add3030 = shl i32 %2194, 2
  %shl3031 = add i32 %add3030, 4760
  %and3032 = and i32 %shl3031, 1048572
  %2195 = add nsw i32 %and3032, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2195)
  %2196 = icmp ult i32 %2195, 9728
  %2197 = add nsw i32 %and3032, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2197)
  %2198 = icmp ult i32 %2197, 9728
  %2199 = add nsw i32 %and3032, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2199)
  %2200 = icmp ult i32 %2199, 1536
  br i1 %2196, label %cond.true3010.if.end3096_crit_edge, label %if.else3073

cond.true3010.if.end3096_crit_edge:               ; preds = %cond.true3010
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3096

if.else3073:                                      ; preds = %cond.true3010
  %2201 = add nsw i32 %and3032, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2201)
  %2202 = icmp ult i32 %2201, 1536
  br i1 %2202, label %if.then3075, label %if.else3079

if.then3075:                                      ; preds = %if.else3073
  call void @__sanitizer_cov_trace_pc() #9
  %add3078 = add nuw nsw i32 %and3032, 67584
  br label %if.end3096

if.else3079:                                      ; preds = %if.else3073
  br i1 %2198, label %if.else3079.if.end3096_crit_edge, label %if.else3085

if.else3079.if.end3096_crit_edge:                 ; preds = %if.else3079
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3096

if.else3085:                                      ; preds = %if.else3079
  call void @__sanitizer_cov_trace_pc() #9
  %add3090 = add nsw i32 %and3032, -98304
  %spec.select68 = select i1 %2200, i32 %add3090, i32 %and3032
  br label %if.end3096

if.end3096:                                       ; preds = %if.else3085, %if.else3079.if.end3096_crit_edge, %if.then3075, %cond.true3010.if.end3096_crit_edge
  %internal_reg_offset3020.0 = phi i32 [ %add3078, %if.then3075 ], [ %spec.select68, %if.else3085 ], [ %2195, %cond.true3010.if.end3096_crit_edge ], [ %2197, %if.else3079.if.end3096_crit_edge ]
  %2203 = shl i32 %internal_reg_offset3020.0, 14
  %shl3099 = and i32 %2203, -65536
  %or3100 = or i32 %shl3099, 1
  tail call void %2186(ptr noundef %adev, i32 noundef %add3019, i32 noundef %or3100, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3284

cond.false3101:                                   ; preds = %land.lhs.true3004.cond.false3101_crit_edge, %land.lhs.true2999.cond.false3101_crit_edge, %cond.end2994.cond.false3101_crit_edge
  %2204 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2204)
  %2205 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3105 = getelementptr i32, ptr %2205, i32 1
  %2206 = ptrtoint ptr %arrayidx3105 to i32
  call void @__asan_load4_noabort(i32 %2206)
  %2207 = load i32, ptr %arrayidx3105, align 4
  %add3106 = add i32 %2207, 17
  %2208 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2208)
  %2209 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3116 = getelementptr i32, ptr %2209, i32 1
  %2210 = ptrtoint ptr %arrayidx3116 to i32
  call void @__asan_load4_noabort(i32 %2210)
  %2211 = load i32, ptr %arrayidx3116, align 4
  %add3117 = shl i32 %2211, 2
  %shl3118 = add i32 %add3117, 4760
  %and3119 = and i32 %shl3118, 1048572
  %2212 = add nsw i32 %and3119, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2212)
  %2213 = icmp ult i32 %2212, 9728
  %2214 = add nsw i32 %and3119, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2214)
  %2215 = icmp ult i32 %2214, 9728
  %2216 = add nsw i32 %and3119, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2216)
  %2217 = icmp ult i32 %2216, 1536
  br i1 %2213, label %cond.false3101.if.end3183_crit_edge, label %if.else3160

cond.false3101.if.end3183_crit_edge:              ; preds = %cond.false3101
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3183

if.else3160:                                      ; preds = %cond.false3101
  %2218 = add nsw i32 %and3119, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2218)
  %2219 = icmp ult i32 %2218, 1536
  br i1 %2219, label %if.then3162, label %if.else3166

if.then3162:                                      ; preds = %if.else3160
  call void @__sanitizer_cov_trace_pc() #9
  %add3165 = add nuw nsw i32 %and3119, 67584
  br label %if.end3183

if.else3166:                                      ; preds = %if.else3160
  br i1 %2215, label %if.else3166.if.end3183_crit_edge, label %if.else3172

if.else3166.if.end3183_crit_edge:                 ; preds = %if.else3166
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3183

if.else3172:                                      ; preds = %if.else3166
  call void @__sanitizer_cov_trace_pc() #9
  %add3177 = add nsw i32 %and3119, -98304
  %spec.select69 = select i1 %2217, i32 %add3177, i32 %and3119
  br label %if.end3183

if.end3183:                                       ; preds = %if.else3172, %if.else3166.if.end3183_crit_edge, %if.then3162, %cond.false3101.if.end3183_crit_edge
  %internal_reg_offset3107.0 = phi i32 [ %add3165, %if.then3162 ], [ %spec.select69, %if.else3172 ], [ %2212, %cond.false3101.if.end3183_crit_edge ], [ %2214, %if.else3166.if.end3183_crit_edge ]
  %2220 = shl i32 %internal_reg_offset3107.0, 14
  %shl3186 = and i32 %2220, -65536
  %or3187 = or i32 %shl3186, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3106, i32 noundef %or3187, i32 noundef 0) #7
  br label %if.then3284

if.else3189:                                      ; preds = %if.else2933, %if.else2927.if.else3189_crit_edge, %if.then2923, %if.else2867.if.else3189_crit_edge
  %internal_reg_offset2868.0 = phi i32 [ %add2926, %if.then2923 ], [ %spec.select67, %if.else2933 ], [ %2159, %if.else2867.if.else3189_crit_edge ], [ %2161, %if.else2927.if.else3189_crit_edge ]
  %shr2946 = lshr i32 %internal_reg_offset2868.0, 2
  %2221 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2221)
  %2222 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2951 = getelementptr i32, ptr %2222, i32 1
  store ptr %incdec.ptr2951, ptr %dpg_sram_curr_addr3430.i, align 8
  %2223 = ptrtoint ptr %2222 to i32
  call void @__asan_store4_noabort(i32 %2223)
  store i32 %shr2946, ptr %2222, align 4
  %2224 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2956 = getelementptr i32, ptr %2224, i32 1
  store ptr %incdec.ptr2956, ptr %dpg_sram_curr_addr3430.i, align 8
  %2225 = ptrtoint ptr %2224 to i32
  call void @__asan_store4_noabort(i32 %2225)
  store i32 3, ptr %2224, align 4
  %2226 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2226)
  %2227 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3199 = getelementptr i32, ptr %2227, i32 1
  %2228 = ptrtoint ptr %arrayidx3199 to i32
  call void @__asan_load4_noabort(i32 %2228)
  %2229 = load i32, ptr %arrayidx3199, align 4
  %add3200 = shl i32 %2229, 2
  %shl3201 = add i32 %add3200, 4760
  %and3202 = and i32 %shl3201, 1048572
  %2230 = add nsw i32 %and3202, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2230)
  %2231 = icmp ult i32 %2230, 9728
  %2232 = add nsw i32 %and3202, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2232)
  %2233 = icmp ult i32 %2232, 9728
  %2234 = add nsw i32 %and3202, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2234)
  %2235 = icmp ult i32 %2234, 1536
  br i1 %2231, label %if.else3189.if.else3511_crit_edge, label %if.else3243

if.else3189.if.else3511_crit_edge:                ; preds = %if.else3189
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3511

if.else3243:                                      ; preds = %if.else3189
  %2236 = add nsw i32 %and3202, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2236)
  %2237 = icmp ult i32 %2236, 1536
  br i1 %2237, label %if.then3245, label %if.else3249

if.then3245:                                      ; preds = %if.else3243
  call void @__sanitizer_cov_trace_pc() #9
  %add3248 = add nuw nsw i32 %and3202, 67584
  br label %if.else3511

if.else3249:                                      ; preds = %if.else3243
  br i1 %2233, label %if.else3249.if.else3511_crit_edge, label %if.else3255

if.else3249.if.else3511_crit_edge:                ; preds = %if.else3249
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3511

if.else3255:                                      ; preds = %if.else3249
  call void @__sanitizer_cov_trace_pc() #9
  %add3260 = add nsw i32 %and3202, -98304
  %spec.select70 = select i1 %2235, i32 %add3260, i32 %and3202
  br label %if.else3511

if.then3284:                                      ; preds = %if.end3183, %if.end3096
  %2238 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2238)
  %2239 = load i32, ptr %virt, align 8
  %and3287 = and i32 %2239, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3287)
  %tobool3288.not = icmp eq i32 %and3287, 0
  br i1 %tobool3288.not, label %if.then3284.cond.false3310_crit_edge, label %land.lhs.true3289

if.then3284.cond.false3310_crit_edge:             ; preds = %if.then3284
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

land.lhs.true3289:                                ; preds = %if.then3284
  %funcs3292 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2240 = ptrtoint ptr %funcs3292 to i32
  call void @__asan_load4_noabort(i32 %2240)
  %2241 = load ptr, ptr %funcs3292, align 4
  %tobool3293.not = icmp eq ptr %2241, null
  br i1 %tobool3293.not, label %land.lhs.true3289.cond.false3310_crit_edge, label %land.lhs.true3294

land.lhs.true3289.cond.false3310_crit_edge:       ; preds = %land.lhs.true3289
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

land.lhs.true3294:                                ; preds = %land.lhs.true3289
  %sriov_wreg3298 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2241, i32 0, i32 12
  %2242 = ptrtoint ptr %sriov_wreg3298 to i32
  call void @__asan_load4_noabort(i32 %2242)
  %2243 = load ptr, ptr %sriov_wreg3298, align 4
  %tobool3299.not = icmp eq ptr %2243, null
  br i1 %tobool3299.not, label %land.lhs.true3294.cond.false3310_crit_edge, label %cond.true3300

land.lhs.true3294.cond.false3310_crit_edge:       ; preds = %land.lhs.true3294
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

cond.true3300:                                    ; preds = %land.lhs.true3294
  call void @__sanitizer_cov_trace_pc() #9
  %2244 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2244)
  %2245 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3308 = getelementptr i32, ptr %2245, i32 1
  %2246 = ptrtoint ptr %arrayidx3308 to i32
  call void @__asan_load4_noabort(i32 %2246)
  %2247 = load i32, ptr %arrayidx3308, align 4
  %add3309 = add i32 %2247, 18
  tail call void %2243(ptr noundef %adev, i32 noundef %add3309, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3316

cond.false3310:                                   ; preds = %land.lhs.true3294.cond.false3310_crit_edge, %land.lhs.true3289.cond.false3310_crit_edge, %if.then3284.cond.false3310_crit_edge
  %2248 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2248)
  %2249 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3314 = getelementptr i32, ptr %2249, i32 1
  %2250 = ptrtoint ptr %arrayidx3314 to i32
  call void @__asan_load4_noabort(i32 %2250)
  %2251 = load i32, ptr %arrayidx3314, align 4
  %add3315 = add i32 %2251, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3315, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end3316

cond.end3316:                                     ; preds = %cond.false3310, %cond.true3300
  %2252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2252)
  %2253 = load i32, ptr %virt, align 8
  %and3319 = and i32 %2253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3319)
  %tobool3320.not = icmp eq i32 %and3319, 0
  br i1 %tobool3320.not, label %cond.end3316.cond.false3423_crit_edge, label %land.lhs.true3321

cond.end3316.cond.false3423_crit_edge:            ; preds = %cond.end3316
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

land.lhs.true3321:                                ; preds = %cond.end3316
  %funcs3324 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2254 = ptrtoint ptr %funcs3324 to i32
  call void @__asan_load4_noabort(i32 %2254)
  %2255 = load ptr, ptr %funcs3324, align 4
  %tobool3325.not = icmp eq ptr %2255, null
  br i1 %tobool3325.not, label %land.lhs.true3321.cond.false3423_crit_edge, label %land.lhs.true3326

land.lhs.true3321.cond.false3423_crit_edge:       ; preds = %land.lhs.true3321
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

land.lhs.true3326:                                ; preds = %land.lhs.true3321
  %sriov_wreg3330 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2255, i32 0, i32 12
  %2256 = ptrtoint ptr %sriov_wreg3330 to i32
  call void @__asan_load4_noabort(i32 %2256)
  %2257 = load ptr, ptr %sriov_wreg3330, align 4
  %tobool3331.not = icmp eq ptr %2257, null
  br i1 %tobool3331.not, label %land.lhs.true3326.cond.false3423_crit_edge, label %cond.true3332

land.lhs.true3326.cond.false3423_crit_edge:       ; preds = %land.lhs.true3326
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

cond.true3332:                                    ; preds = %land.lhs.true3326
  %2258 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2258)
  %2259 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3340 = getelementptr i32, ptr %2259, i32 1
  %2260 = ptrtoint ptr %arrayidx3340 to i32
  call void @__asan_load4_noabort(i32 %2260)
  %2261 = load i32, ptr %arrayidx3340, align 4
  %add3341 = add i32 %2261, 17
  %2262 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2262)
  %2263 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3351 = getelementptr i32, ptr %2263, i32 1
  %2264 = ptrtoint ptr %arrayidx3351 to i32
  call void @__asan_load4_noabort(i32 %2264)
  %2265 = load i32, ptr %arrayidx3351, align 4
  %add3352 = shl i32 %2265, 2
  %shl3353 = add i32 %add3352, 792
  %and3354 = and i32 %shl3353, 1048572
  %2266 = add nsw i32 %and3354, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2266)
  %2267 = icmp ult i32 %2266, 9728
  %2268 = add nsw i32 %and3354, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2268)
  %2269 = icmp ult i32 %2268, 9728
  %2270 = add nsw i32 %and3354, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2270)
  %2271 = icmp ult i32 %2270, 1536
  br i1 %2267, label %cond.true3332.if.end3418_crit_edge, label %if.else3395

cond.true3332.if.end3418_crit_edge:               ; preds = %cond.true3332
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3418

if.else3395:                                      ; preds = %cond.true3332
  %2272 = add nsw i32 %and3354, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2272)
  %2273 = icmp ult i32 %2272, 1536
  br i1 %2273, label %if.then3397, label %if.else3401

if.then3397:                                      ; preds = %if.else3395
  call void @__sanitizer_cov_trace_pc() #9
  %add3400 = add nuw nsw i32 %and3354, 67584
  br label %if.end3418

if.else3401:                                      ; preds = %if.else3395
  br i1 %2269, label %if.else3401.if.end3418_crit_edge, label %if.else3407

if.else3401.if.end3418_crit_edge:                 ; preds = %if.else3401
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3418

if.else3407:                                      ; preds = %if.else3401
  call void @__sanitizer_cov_trace_pc() #9
  %add3412 = add nsw i32 %and3354, -98304
  %spec.select71 = select i1 %2271, i32 %add3412, i32 %and3354
  br label %if.end3418

if.end3418:                                       ; preds = %if.else3407, %if.else3401.if.end3418_crit_edge, %if.then3397, %cond.true3332.if.end3418_crit_edge
  %internal_reg_offset3342.0 = phi i32 [ %add3400, %if.then3397 ], [ %spec.select71, %if.else3407 ], [ %2266, %cond.true3332.if.end3418_crit_edge ], [ %2268, %if.else3401.if.end3418_crit_edge ]
  %2274 = shl i32 %internal_reg_offset3342.0, 14
  %shl3421 = and i32 %2274, -65536
  %or3422 = or i32 %shl3421, 1
  tail call void %2257(ptr noundef %adev, i32 noundef %add3341, i32 noundef %or3422, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3607

cond.false3423:                                   ; preds = %land.lhs.true3326.cond.false3423_crit_edge, %land.lhs.true3321.cond.false3423_crit_edge, %cond.end3316.cond.false3423_crit_edge
  %2275 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2275)
  %2276 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3427 = getelementptr i32, ptr %2276, i32 1
  %2277 = ptrtoint ptr %arrayidx3427 to i32
  call void @__asan_load4_noabort(i32 %2277)
  %2278 = load i32, ptr %arrayidx3427, align 4
  %add3428 = add i32 %2278, 17
  %2279 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2279)
  %2280 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3438 = getelementptr i32, ptr %2280, i32 1
  %2281 = ptrtoint ptr %arrayidx3438 to i32
  call void @__asan_load4_noabort(i32 %2281)
  %2282 = load i32, ptr %arrayidx3438, align 4
  %add3439 = shl i32 %2282, 2
  %shl3440 = add i32 %add3439, 792
  %and3441 = and i32 %shl3440, 1048572
  %2283 = add nsw i32 %and3441, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2283)
  %2284 = icmp ult i32 %2283, 9728
  %2285 = add nsw i32 %and3441, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2285)
  %2286 = icmp ult i32 %2285, 9728
  %2287 = add nsw i32 %and3441, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2287)
  %2288 = icmp ult i32 %2287, 1536
  br i1 %2284, label %cond.false3423.if.end3505_crit_edge, label %if.else3482

cond.false3423.if.end3505_crit_edge:              ; preds = %cond.false3423
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3505

if.else3482:                                      ; preds = %cond.false3423
  %2289 = add nsw i32 %and3441, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2289)
  %2290 = icmp ult i32 %2289, 1536
  br i1 %2290, label %if.then3484, label %if.else3488

if.then3484:                                      ; preds = %if.else3482
  call void @__sanitizer_cov_trace_pc() #9
  %add3487 = add nuw nsw i32 %and3441, 67584
  br label %if.end3505

if.else3488:                                      ; preds = %if.else3482
  br i1 %2286, label %if.else3488.if.end3505_crit_edge, label %if.else3494

if.else3488.if.end3505_crit_edge:                 ; preds = %if.else3488
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3505

if.else3494:                                      ; preds = %if.else3488
  call void @__sanitizer_cov_trace_pc() #9
  %add3499 = add nsw i32 %and3441, -98304
  %spec.select72 = select i1 %2288, i32 %add3499, i32 %and3441
  br label %if.end3505

if.end3505:                                       ; preds = %if.else3494, %if.else3488.if.end3505_crit_edge, %if.then3484, %cond.false3423.if.end3505_crit_edge
  %internal_reg_offset3429.0 = phi i32 [ %add3487, %if.then3484 ], [ %spec.select72, %if.else3494 ], [ %2283, %cond.false3423.if.end3505_crit_edge ], [ %2285, %if.else3488.if.end3505_crit_edge ]
  %2291 = shl i32 %internal_reg_offset3429.0, 14
  %shl3508 = and i32 %2291, -65536
  %or3509 = or i32 %shl3508, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3428, i32 noundef %or3509, i32 noundef 0) #7
  br label %if.then3607

if.else3511:                                      ; preds = %if.else3255, %if.else3249.if.else3511_crit_edge, %if.then3245, %if.else3189.if.else3511_crit_edge
  %internal_reg_offset3190.0 = phi i32 [ %add3248, %if.then3245 ], [ %spec.select70, %if.else3255 ], [ %2230, %if.else3189.if.else3511_crit_edge ], [ %2232, %if.else3249.if.else3511_crit_edge ]
  %shr3268 = lshr i32 %internal_reg_offset3190.0, 2
  %2292 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2292)
  %2293 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3273 = getelementptr i32, ptr %2293, i32 1
  store ptr %incdec.ptr3273, ptr %dpg_sram_curr_addr3430.i, align 8
  %2294 = ptrtoint ptr %2293 to i32
  call void @__asan_store4_noabort(i32 %2294)
  store i32 %shr3268, ptr %2293, align 4
  %2295 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3278 = getelementptr i32, ptr %2295, i32 1
  store ptr %incdec.ptr3278, ptr %dpg_sram_curr_addr3430.i, align 8
  %2296 = ptrtoint ptr %2295 to i32
  call void @__asan_store4_noabort(i32 %2296)
  store i32 0, ptr %2295, align 4
  %2297 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2297)
  %2298 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3521 = getelementptr i32, ptr %2298, i32 1
  %2299 = ptrtoint ptr %arrayidx3521 to i32
  call void @__asan_load4_noabort(i32 %2299)
  %2300 = load i32, ptr %arrayidx3521, align 4
  %add3522 = shl i32 %2300, 2
  %shl3523 = add i32 %add3522, 792
  %and3524 = and i32 %shl3523, 1048572
  %2301 = add nsw i32 %and3524, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2301)
  %2302 = icmp ult i32 %2301, 9728
  %2303 = add nsw i32 %and3524, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2303)
  %2304 = icmp ult i32 %2303, 9728
  %2305 = add nsw i32 %and3524, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2305)
  %2306 = icmp ult i32 %2305, 1536
  br i1 %2302, label %if.else3511.if.else3834_crit_edge, label %if.else3565

if.else3511.if.else3834_crit_edge:                ; preds = %if.else3511
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3834

if.else3565:                                      ; preds = %if.else3511
  %2307 = add nsw i32 %and3524, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2307)
  %2308 = icmp ult i32 %2307, 1536
  br i1 %2308, label %if.then3567, label %if.else3571

if.then3567:                                      ; preds = %if.else3565
  call void @__sanitizer_cov_trace_pc() #9
  %add3570 = add nuw nsw i32 %and3524, 67584
  br label %if.else3834

if.else3571:                                      ; preds = %if.else3565
  br i1 %2304, label %if.else3571.if.else3834_crit_edge, label %if.else3577

if.else3571.if.else3834_crit_edge:                ; preds = %if.else3571
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3834

if.else3577:                                      ; preds = %if.else3571
  call void @__sanitizer_cov_trace_pc() #9
  %add3582 = add nsw i32 %and3524, -98304
  %spec.select73 = select i1 %2306, i32 %add3582, i32 %and3524
  br label %if.else3834

if.then3607:                                      ; preds = %if.end3505, %if.end3418
  %2309 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2309)
  %2310 = load i32, ptr %virt, align 8
  %and3610 = and i32 %2310, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3610)
  %tobool3611.not = icmp eq i32 %and3610, 0
  br i1 %tobool3611.not, label %if.then3607.cond.false3633_crit_edge, label %land.lhs.true3612

if.then3607.cond.false3633_crit_edge:             ; preds = %if.then3607
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

land.lhs.true3612:                                ; preds = %if.then3607
  %funcs3615 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2311 = ptrtoint ptr %funcs3615 to i32
  call void @__asan_load4_noabort(i32 %2311)
  %2312 = load ptr, ptr %funcs3615, align 4
  %tobool3616.not = icmp eq ptr %2312, null
  br i1 %tobool3616.not, label %land.lhs.true3612.cond.false3633_crit_edge, label %land.lhs.true3617

land.lhs.true3612.cond.false3633_crit_edge:       ; preds = %land.lhs.true3612
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

land.lhs.true3617:                                ; preds = %land.lhs.true3612
  %sriov_wreg3621 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2312, i32 0, i32 12
  %2313 = ptrtoint ptr %sriov_wreg3621 to i32
  call void @__asan_load4_noabort(i32 %2313)
  %2314 = load ptr, ptr %sriov_wreg3621, align 4
  %tobool3622.not = icmp eq ptr %2314, null
  br i1 %tobool3622.not, label %land.lhs.true3617.cond.false3633_crit_edge, label %cond.true3623

land.lhs.true3617.cond.false3633_crit_edge:       ; preds = %land.lhs.true3617
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

cond.true3623:                                    ; preds = %land.lhs.true3617
  call void @__sanitizer_cov_trace_pc() #9
  %2315 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2315)
  %2316 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3631 = getelementptr i32, ptr %2316, i32 1
  %2317 = ptrtoint ptr %arrayidx3631 to i32
  call void @__asan_load4_noabort(i32 %2317)
  %2318 = load i32, ptr %arrayidx3631, align 4
  %add3632 = add i32 %2318, 18
  tail call void %2314(ptr noundef %adev, i32 noundef %add3632, i32 noundef 267387392, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3639

cond.false3633:                                   ; preds = %land.lhs.true3617.cond.false3633_crit_edge, %land.lhs.true3612.cond.false3633_crit_edge, %if.then3607.cond.false3633_crit_edge
  %2319 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2319)
  %2320 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3637 = getelementptr i32, ptr %2320, i32 1
  %2321 = ptrtoint ptr %arrayidx3637 to i32
  call void @__asan_load4_noabort(i32 %2321)
  %2322 = load i32, ptr %arrayidx3637, align 4
  %add3638 = add i32 %2322, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3638, i32 noundef 267387392, i32 noundef 0) #7
  br label %cond.end3639

cond.end3639:                                     ; preds = %cond.false3633, %cond.true3623
  %2323 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2323)
  %2324 = load i32, ptr %virt, align 8
  %and3642 = and i32 %2324, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3642)
  %tobool3643.not = icmp eq i32 %and3642, 0
  br i1 %tobool3643.not, label %cond.end3639.cond.false3746_crit_edge, label %land.lhs.true3644

cond.end3639.cond.false3746_crit_edge:            ; preds = %cond.end3639
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

land.lhs.true3644:                                ; preds = %cond.end3639
  %funcs3647 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2325 = ptrtoint ptr %funcs3647 to i32
  call void @__asan_load4_noabort(i32 %2325)
  %2326 = load ptr, ptr %funcs3647, align 4
  %tobool3648.not = icmp eq ptr %2326, null
  br i1 %tobool3648.not, label %land.lhs.true3644.cond.false3746_crit_edge, label %land.lhs.true3649

land.lhs.true3644.cond.false3746_crit_edge:       ; preds = %land.lhs.true3644
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

land.lhs.true3649:                                ; preds = %land.lhs.true3644
  %sriov_wreg3653 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2326, i32 0, i32 12
  %2327 = ptrtoint ptr %sriov_wreg3653 to i32
  call void @__asan_load4_noabort(i32 %2327)
  %2328 = load ptr, ptr %sriov_wreg3653, align 4
  %tobool3654.not = icmp eq ptr %2328, null
  br i1 %tobool3654.not, label %land.lhs.true3649.cond.false3746_crit_edge, label %cond.true3655

land.lhs.true3649.cond.false3746_crit_edge:       ; preds = %land.lhs.true3649
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

cond.true3655:                                    ; preds = %land.lhs.true3649
  %2329 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2329)
  %2330 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3663 = getelementptr i32, ptr %2330, i32 1
  %2331 = ptrtoint ptr %arrayidx3663 to i32
  call void @__asan_load4_noabort(i32 %2331)
  %2332 = load i32, ptr %arrayidx3663, align 4
  %add3664 = add i32 %2332, 17
  %2333 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2333)
  %2334 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3674 = getelementptr i32, ptr %2334, i32 1
  %2335 = ptrtoint ptr %arrayidx3674 to i32
  call void @__asan_load4_noabort(i32 %2335)
  %2336 = load i32, ptr %arrayidx3674, align 4
  %add3675 = shl i32 %2336, 2
  %shl3676 = add i32 %add3675, 1368
  %and3677 = and i32 %shl3676, 1048572
  %2337 = add nsw i32 %and3677, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2337)
  %2338 = icmp ult i32 %2337, 9728
  %2339 = add nsw i32 %and3677, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2339)
  %2340 = icmp ult i32 %2339, 9728
  %2341 = add nsw i32 %and3677, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2341)
  %2342 = icmp ult i32 %2341, 1536
  br i1 %2338, label %cond.true3655.if.end3741_crit_edge, label %if.else3718

cond.true3655.if.end3741_crit_edge:               ; preds = %cond.true3655
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3741

if.else3718:                                      ; preds = %cond.true3655
  %2343 = add nsw i32 %and3677, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2343)
  %2344 = icmp ult i32 %2343, 1536
  br i1 %2344, label %if.then3720, label %if.else3724

if.then3720:                                      ; preds = %if.else3718
  call void @__sanitizer_cov_trace_pc() #9
  %add3723 = add nuw nsw i32 %and3677, 67584
  br label %if.end3741

if.else3724:                                      ; preds = %if.else3718
  br i1 %2340, label %if.else3724.if.end3741_crit_edge, label %if.else3730

if.else3724.if.end3741_crit_edge:                 ; preds = %if.else3724
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3741

if.else3730:                                      ; preds = %if.else3724
  call void @__sanitizer_cov_trace_pc() #9
  %add3735 = add nsw i32 %and3677, -98304
  %spec.select74 = select i1 %2342, i32 %add3735, i32 %and3677
  br label %if.end3741

if.end3741:                                       ; preds = %if.else3730, %if.else3724.if.end3741_crit_edge, %if.then3720, %cond.true3655.if.end3741_crit_edge
  %internal_reg_offset3665.0 = phi i32 [ %add3723, %if.then3720 ], [ %spec.select74, %if.else3730 ], [ %2337, %cond.true3655.if.end3741_crit_edge ], [ %2339, %if.else3724.if.end3741_crit_edge ]
  %2345 = shl i32 %internal_reg_offset3665.0, 14
  %shl3744 = and i32 %2345, -65536
  %or3745 = or i32 %shl3744, 1
  tail call void %2328(ptr noundef %adev, i32 noundef %add3664, i32 noundef %or3745, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3929

cond.false3746:                                   ; preds = %land.lhs.true3649.cond.false3746_crit_edge, %land.lhs.true3644.cond.false3746_crit_edge, %cond.end3639.cond.false3746_crit_edge
  %2346 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2346)
  %2347 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3750 = getelementptr i32, ptr %2347, i32 1
  %2348 = ptrtoint ptr %arrayidx3750 to i32
  call void @__asan_load4_noabort(i32 %2348)
  %2349 = load i32, ptr %arrayidx3750, align 4
  %add3751 = add i32 %2349, 17
  %2350 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2350)
  %2351 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3761 = getelementptr i32, ptr %2351, i32 1
  %2352 = ptrtoint ptr %arrayidx3761 to i32
  call void @__asan_load4_noabort(i32 %2352)
  %2353 = load i32, ptr %arrayidx3761, align 4
  %add3762 = shl i32 %2353, 2
  %shl3763 = add i32 %add3762, 1368
  %and3764 = and i32 %shl3763, 1048572
  %2354 = add nsw i32 %and3764, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2354)
  %2355 = icmp ult i32 %2354, 9728
  %2356 = add nsw i32 %and3764, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2356)
  %2357 = icmp ult i32 %2356, 9728
  %2358 = add nsw i32 %and3764, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2358)
  %2359 = icmp ult i32 %2358, 1536
  br i1 %2355, label %cond.false3746.if.end3828_crit_edge, label %if.else3805

cond.false3746.if.end3828_crit_edge:              ; preds = %cond.false3746
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3828

if.else3805:                                      ; preds = %cond.false3746
  %2360 = add nsw i32 %and3764, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2360)
  %2361 = icmp ult i32 %2360, 1536
  br i1 %2361, label %if.then3807, label %if.else3811

if.then3807:                                      ; preds = %if.else3805
  call void @__sanitizer_cov_trace_pc() #9
  %add3810 = add nuw nsw i32 %and3764, 67584
  br label %if.end3828

if.else3811:                                      ; preds = %if.else3805
  br i1 %2357, label %if.else3811.if.end3828_crit_edge, label %if.else3817

if.else3811.if.end3828_crit_edge:                 ; preds = %if.else3811
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3828

if.else3817:                                      ; preds = %if.else3811
  call void @__sanitizer_cov_trace_pc() #9
  %add3822 = add nsw i32 %and3764, -98304
  %spec.select75 = select i1 %2359, i32 %add3822, i32 %and3764
  br label %if.end3828

if.end3828:                                       ; preds = %if.else3817, %if.else3811.if.end3828_crit_edge, %if.then3807, %cond.false3746.if.end3828_crit_edge
  %internal_reg_offset3752.0 = phi i32 [ %add3810, %if.then3807 ], [ %spec.select75, %if.else3817 ], [ %2354, %cond.false3746.if.end3828_crit_edge ], [ %2356, %if.else3811.if.end3828_crit_edge ]
  %2362 = shl i32 %internal_reg_offset3752.0, 14
  %shl3831 = and i32 %2362, -65536
  %or3832 = or i32 %shl3831, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3751, i32 noundef %or3832, i32 noundef 0) #7
  br label %if.then3929

if.else3834:                                      ; preds = %if.else3577, %if.else3571.if.else3834_crit_edge, %if.then3567, %if.else3511.if.else3834_crit_edge
  %internal_reg_offset3512.0 = phi i32 [ %add3570, %if.then3567 ], [ %spec.select73, %if.else3577 ], [ %2301, %if.else3511.if.else3834_crit_edge ], [ %2303, %if.else3571.if.else3834_crit_edge ]
  %shr3590 = lshr i32 %internal_reg_offset3512.0, 2
  %2363 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2363)
  %2364 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3595 = getelementptr i32, ptr %2364, i32 1
  store ptr %incdec.ptr3595, ptr %dpg_sram_curr_addr3430.i, align 8
  %2365 = ptrtoint ptr %2364 to i32
  call void @__asan_store4_noabort(i32 %2365)
  store i32 %shr3590, ptr %2364, align 4
  %2366 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3600 = getelementptr i32, ptr %2366, i32 1
  store ptr %incdec.ptr3600, ptr %dpg_sram_curr_addr3430.i, align 8
  %2367 = ptrtoint ptr %2366 to i32
  call void @__asan_store4_noabort(i32 %2367)
  store i32 0, ptr %2366, align 4
  %2368 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2368)
  %2369 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3844 = getelementptr i32, ptr %2369, i32 1
  %2370 = ptrtoint ptr %arrayidx3844 to i32
  call void @__asan_load4_noabort(i32 %2370)
  %2371 = load i32, ptr %arrayidx3844, align 4
  %add3845 = shl i32 %2371, 2
  %shl3846 = add i32 %add3845, 1368
  %and3847 = and i32 %shl3846, 1048572
  %2372 = add nsw i32 %and3847, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2372)
  %2373 = icmp ult i32 %2372, 9728
  %2374 = add nsw i32 %and3847, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2374)
  %2375 = icmp ult i32 %2374, 9728
  %2376 = add nsw i32 %and3847, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2376)
  %2377 = icmp ult i32 %2376, 1536
  br i1 %2373, label %if.else3834.if.else4156_crit_edge, label %if.else3888

if.else3834.if.else4156_crit_edge:                ; preds = %if.else3834
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4156

if.else3888:                                      ; preds = %if.else3834
  %2378 = add nsw i32 %and3847, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2378)
  %2379 = icmp ult i32 %2378, 1536
  br i1 %2379, label %if.then3890, label %if.else3894

if.then3890:                                      ; preds = %if.else3888
  call void @__sanitizer_cov_trace_pc() #9
  %add3893 = add nuw nsw i32 %and3847, 67584
  br label %if.else4156

if.else3894:                                      ; preds = %if.else3888
  br i1 %2375, label %if.else3894.if.else4156_crit_edge, label %if.else3900

if.else3894.if.else4156_crit_edge:                ; preds = %if.else3894
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4156

if.else3900:                                      ; preds = %if.else3894
  call void @__sanitizer_cov_trace_pc() #9
  %add3905 = add nsw i32 %and3847, -98304
  %spec.select76 = select i1 %2377, i32 %add3905, i32 %and3847
  br label %if.else4156

if.then3929:                                      ; preds = %if.end3828, %if.end3741
  %2380 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2380)
  %2381 = load i32, ptr %virt, align 8
  %and3932 = and i32 %2381, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3932)
  %tobool3933.not = icmp eq i32 %and3932, 0
  br i1 %tobool3933.not, label %if.then3929.cond.false3955_crit_edge, label %land.lhs.true3934

if.then3929.cond.false3955_crit_edge:             ; preds = %if.then3929
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

land.lhs.true3934:                                ; preds = %if.then3929
  %funcs3937 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2382 = ptrtoint ptr %funcs3937 to i32
  call void @__asan_load4_noabort(i32 %2382)
  %2383 = load ptr, ptr %funcs3937, align 4
  %tobool3938.not = icmp eq ptr %2383, null
  br i1 %tobool3938.not, label %land.lhs.true3934.cond.false3955_crit_edge, label %land.lhs.true3939

land.lhs.true3934.cond.false3955_crit_edge:       ; preds = %land.lhs.true3934
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

land.lhs.true3939:                                ; preds = %land.lhs.true3934
  %sriov_wreg3943 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2383, i32 0, i32 12
  %2384 = ptrtoint ptr %sriov_wreg3943 to i32
  call void @__asan_load4_noabort(i32 %2384)
  %2385 = load ptr, ptr %sriov_wreg3943, align 4
  %tobool3944.not = icmp eq ptr %2385, null
  br i1 %tobool3944.not, label %land.lhs.true3939.cond.false3955_crit_edge, label %cond.true3945

land.lhs.true3939.cond.false3955_crit_edge:       ; preds = %land.lhs.true3939
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

cond.true3945:                                    ; preds = %land.lhs.true3939
  call void @__sanitizer_cov_trace_pc() #9
  %2386 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2386)
  %2387 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3953 = getelementptr i32, ptr %2387, i32 1
  %2388 = ptrtoint ptr %arrayidx3953 to i32
  call void @__asan_load4_noabort(i32 %2388)
  %2389 = load i32, ptr %arrayidx3953, align 4
  %add3954 = add i32 %2389, 18
  tail call void %2385(ptr noundef %adev, i32 noundef %add3954, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3961

cond.false3955:                                   ; preds = %land.lhs.true3939.cond.false3955_crit_edge, %land.lhs.true3934.cond.false3955_crit_edge, %if.then3929.cond.false3955_crit_edge
  %2390 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2390)
  %2391 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3959 = getelementptr i32, ptr %2391, i32 1
  %2392 = ptrtoint ptr %arrayidx3959 to i32
  call void @__asan_load4_noabort(i32 %2392)
  %2393 = load i32, ptr %arrayidx3959, align 4
  %add3960 = add i32 %2393, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3960, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end3961

cond.end3961:                                     ; preds = %cond.false3955, %cond.true3945
  %2394 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2394)
  %2395 = load i32, ptr %virt, align 8
  %and3964 = and i32 %2395, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3964)
  %tobool3965.not = icmp eq i32 %and3964, 0
  br i1 %tobool3965.not, label %cond.end3961.cond.false4068_crit_edge, label %land.lhs.true3966

cond.end3961.cond.false4068_crit_edge:            ; preds = %cond.end3961
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

land.lhs.true3966:                                ; preds = %cond.end3961
  %funcs3969 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2396 = ptrtoint ptr %funcs3969 to i32
  call void @__asan_load4_noabort(i32 %2396)
  %2397 = load ptr, ptr %funcs3969, align 4
  %tobool3970.not = icmp eq ptr %2397, null
  br i1 %tobool3970.not, label %land.lhs.true3966.cond.false4068_crit_edge, label %land.lhs.true3971

land.lhs.true3966.cond.false4068_crit_edge:       ; preds = %land.lhs.true3966
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

land.lhs.true3971:                                ; preds = %land.lhs.true3966
  %sriov_wreg3975 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2397, i32 0, i32 12
  %2398 = ptrtoint ptr %sriov_wreg3975 to i32
  call void @__asan_load4_noabort(i32 %2398)
  %2399 = load ptr, ptr %sriov_wreg3975, align 4
  %tobool3976.not = icmp eq ptr %2399, null
  br i1 %tobool3976.not, label %land.lhs.true3971.cond.false4068_crit_edge, label %cond.true3977

land.lhs.true3971.cond.false4068_crit_edge:       ; preds = %land.lhs.true3971
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

cond.true3977:                                    ; preds = %land.lhs.true3971
  %2400 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2400)
  %2401 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3985 = getelementptr i32, ptr %2401, i32 1
  %2402 = ptrtoint ptr %arrayidx3985 to i32
  call void @__asan_load4_noabort(i32 %2402)
  %2403 = load i32, ptr %arrayidx3985, align 4
  %add3986 = add i32 %2403, 17
  %2404 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2404)
  %2405 = load ptr, ptr %arrayidx1, align 8
  %arrayidx3996 = getelementptr i32, ptr %2405, i32 1
  %2406 = ptrtoint ptr %arrayidx3996 to i32
  call void @__asan_load4_noabort(i32 %2406)
  %2407 = load i32, ptr %arrayidx3996, align 4
  %add3997 = shl i32 %2407, 2
  %shl3998 = add i32 %add3997, 644
  %and3999 = and i32 %shl3998, 1048572
  %2408 = add nsw i32 %and3999, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2408)
  %2409 = icmp ult i32 %2408, 9728
  %2410 = add nsw i32 %and3999, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2410)
  %2411 = icmp ult i32 %2410, 9728
  %2412 = add nsw i32 %and3999, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2412)
  %2413 = icmp ult i32 %2412, 1536
  br i1 %2409, label %cond.true3977.if.end4063_crit_edge, label %if.else4040

cond.true3977.if.end4063_crit_edge:               ; preds = %cond.true3977
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4063

if.else4040:                                      ; preds = %cond.true3977
  %2414 = add nsw i32 %and3999, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2414)
  %2415 = icmp ult i32 %2414, 1536
  br i1 %2415, label %if.then4042, label %if.else4046

if.then4042:                                      ; preds = %if.else4040
  call void @__sanitizer_cov_trace_pc() #9
  %add4045 = add nuw nsw i32 %and3999, 67584
  br label %if.end4063

if.else4046:                                      ; preds = %if.else4040
  br i1 %2411, label %if.else4046.if.end4063_crit_edge, label %if.else4052

if.else4046.if.end4063_crit_edge:                 ; preds = %if.else4046
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4063

if.else4052:                                      ; preds = %if.else4046
  call void @__sanitizer_cov_trace_pc() #9
  %add4057 = add nsw i32 %and3999, -98304
  %spec.select77 = select i1 %2413, i32 %add4057, i32 %and3999
  br label %if.end4063

if.end4063:                                       ; preds = %if.else4052, %if.else4046.if.end4063_crit_edge, %if.then4042, %cond.true3977.if.end4063_crit_edge
  %internal_reg_offset3987.0 = phi i32 [ %add4045, %if.then4042 ], [ %spec.select77, %if.else4052 ], [ %2408, %cond.true3977.if.end4063_crit_edge ], [ %2410, %if.else4046.if.end4063_crit_edge ]
  %2416 = shl i32 %internal_reg_offset3987.0, 14
  %shl4066 = and i32 %2416, -65536
  %or4067 = or i32 %shl4066, 1
  tail call void %2399(ptr noundef %adev, i32 noundef %add3986, i32 noundef %or4067, i32 noundef 0, i32 noundef 16) #7
  br label %if.end4264

cond.false4068:                                   ; preds = %land.lhs.true3971.cond.false4068_crit_edge, %land.lhs.true3966.cond.false4068_crit_edge, %cond.end3961.cond.false4068_crit_edge
  %2417 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2417)
  %2418 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4072 = getelementptr i32, ptr %2418, i32 1
  %2419 = ptrtoint ptr %arrayidx4072 to i32
  call void @__asan_load4_noabort(i32 %2419)
  %2420 = load i32, ptr %arrayidx4072, align 4
  %add4073 = add i32 %2420, 17
  %2421 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2421)
  %2422 = load ptr, ptr %arrayidx1, align 8
  %arrayidx4083 = getelementptr i32, ptr %2422, i32 1
  %2423 = ptrtoint ptr %arrayidx4083 to i32
  call void @__asan_load4_noabort(i32 %2423)
  %2424 = load i32, ptr %arrayidx4083, align 4
  %add4084 = shl i32 %2424, 2
  %shl4085 = add i32 %add4084, 644
  %and4086 = and i32 %shl4085, 1048572
  %2425 = add nsw i32 %and4086, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2425)
  %2426 = icmp ult i32 %2425, 9728
  %2427 = add nsw i32 %and4086, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2427)
  %2428 = icmp ult i32 %2427, 9728
  %2429 = add nsw i32 %and4086, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2429)
  %2430 = icmp ult i32 %2429, 1536
  br i1 %2426, label %cond.false4068.if.end4150_crit_edge, label %if.else4127

cond.false4068.if.end4150_crit_edge:              ; preds = %cond.false4068
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4150

if.else4127:                                      ; preds = %cond.false4068
  %2431 = add nsw i32 %and4086, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2431)
  %2432 = icmp ult i32 %2431, 1536
  br i1 %2432, label %if.then4129, label %if.else4133

if.then4129:                                      ; preds = %if.else4127
  call void @__sanitizer_cov_trace_pc() #9
  %add4132 = add nuw nsw i32 %and4086, 67584
  br label %if.end4150

if.else4133:                                      ; preds = %if.else4127
  br i1 %2428, label %if.else4133.if.end4150_crit_edge, label %if.else4139

if.else4133.if.end4150_crit_edge:                 ; preds = %if.else4133
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4150

if.else4139:                                      ; preds = %if.else4133
  call void @__sanitizer_cov_trace_pc() #9
  %add4144 = add nsw i32 %and4086, -98304
  %spec.select78 = select i1 %2430, i32 %add4144, i32 %and4086
  br label %if.end4150

if.end4150:                                       ; preds = %if.else4139, %if.else4133.if.end4150_crit_edge, %if.then4129, %cond.false4068.if.end4150_crit_edge
  %internal_reg_offset4074.0 = phi i32 [ %add4132, %if.then4129 ], [ %spec.select78, %if.else4139 ], [ %2425, %cond.false4068.if.end4150_crit_edge ], [ %2427, %if.else4133.if.end4150_crit_edge ]
  %2433 = shl i32 %internal_reg_offset4074.0, 14
  %shl4153 = and i32 %2433, -65536
  %or4154 = or i32 %shl4153, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4073, i32 noundef %or4154, i32 noundef 0) #7
  br label %if.end4264

if.else4156:                                      ; preds = %if.else3900, %if.else3894.if.else4156_crit_edge, %if.then3890, %if.else3834.if.else4156_crit_edge
  %internal_reg_offset3835.0 = phi i32 [ %add3893, %if.then3890 ], [ %spec.select76, %if.else3900 ], [ %2372, %if.else3834.if.else4156_crit_edge ], [ %2374, %if.else3894.if.else4156_crit_edge ]
  %shr3913 = lshr i32 %internal_reg_offset3835.0, 2
  %2434 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2434)
  %2435 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3918 = getelementptr i32, ptr %2435, i32 1
  store ptr %incdec.ptr3918, ptr %dpg_sram_curr_addr3430.i, align 8
  %2436 = ptrtoint ptr %2435 to i32
  call void @__asan_store4_noabort(i32 %2436)
  store i32 %shr3913, ptr %2435, align 4
  %2437 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3923 = getelementptr i32, ptr %2437, i32 1
  store ptr %incdec.ptr3923, ptr %dpg_sram_curr_addr3430.i, align 8
  %2438 = ptrtoint ptr %2437 to i32
  call void @__asan_store4_noabort(i32 %2438)
  store i32 267387392, ptr %2437, align 4
  %2439 = ptrtoint ptr %arrayidx1 to i32
  call void @__asan_load4_noabort(i32 %2439)
  %2440 = load ptr, ptr %arrayidx1, align 8
  %arrayidx4166 = getelementptr i32, ptr %2440, i32 1
  %2441 = ptrtoint ptr %arrayidx4166 to i32
  call void @__asan_load4_noabort(i32 %2441)
  %2442 = load i32, ptr %arrayidx4166, align 4
  %add4167 = shl i32 %2442, 2
  %shl4168 = add i32 %add4167, 644
  %and4169 = and i32 %shl4168, 1048572
  %2443 = add nsw i32 %and4169, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2443)
  %2444 = icmp ult i32 %2443, 9728
  %2445 = add nsw i32 %and4169, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2445)
  %2446 = icmp ult i32 %2445, 9728
  %2447 = add nsw i32 %and4169, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2447)
  %2448 = icmp ult i32 %2447, 1536
  br i1 %2444, label %if.else4156.if.then4250_crit_edge, label %if.else4210

if.else4156.if.then4250_crit_edge:                ; preds = %if.else4156
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then4250

if.else4210:                                      ; preds = %if.else4156
  %2449 = add nsw i32 %and4169, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2449)
  %2450 = icmp ult i32 %2449, 1536
  br i1 %2450, label %if.then4212, label %if.else4216

if.then4212:                                      ; preds = %if.else4210
  call void @__sanitizer_cov_trace_pc() #9
  %add4215 = add nuw nsw i32 %and4169, 67584
  br label %if.then4250

if.else4216:                                      ; preds = %if.else4210
  br i1 %2446, label %if.else4216.if.then4250_crit_edge, label %if.else4222

if.else4216.if.then4250_crit_edge:                ; preds = %if.else4216
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then4250

if.else4222:                                      ; preds = %if.else4216
  call void @__sanitizer_cov_trace_pc() #9
  %add4227 = add nsw i32 %and4169, -98304
  %spec.select79 = select i1 %2448, i32 %add4227, i32 %and4169
  br label %if.then4250

if.then4250:                                      ; preds = %if.else4222, %if.else4216.if.then4250_crit_edge, %if.then4212, %if.else4156.if.then4250_crit_edge
  %internal_reg_offset4157.0 = phi i32 [ %add4215, %if.then4212 ], [ %spec.select79, %if.else4222 ], [ %2443, %if.else4156.if.then4250_crit_edge ], [ %2445, %if.else4216.if.then4250_crit_edge ]
  %shr4235 = lshr i32 %internal_reg_offset4157.0, 2
  %2451 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2451)
  %2452 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4240 = getelementptr i32, ptr %2452, i32 1
  store ptr %incdec.ptr4240, ptr %dpg_sram_curr_addr3430.i, align 8
  %2453 = ptrtoint ptr %2452 to i32
  call void @__asan_store4_noabort(i32 %2453)
  store i32 %shr4235, ptr %2452, align 4
  %2454 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4245 = getelementptr i32, ptr %2454, i32 1
  store ptr %incdec.ptr4245, ptr %dpg_sram_curr_addr3430.i, align 8
  %2455 = ptrtoint ptr %2454 to i32
  call void @__asan_store4_noabort(i32 %2455)
  store i32 2, ptr %2454, align 4
  %dpg_sram_gpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 12
  %2456 = ptrtoint ptr %dpg_sram_gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2456)
  %2457 = load i64, ptr %dpg_sram_gpu_addr, align 8
  %2458 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %2459 = ptrtoint ptr %2458 to i32
  %dpg_sram_cpu_addr4261 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 11
  %2460 = ptrtoint ptr %dpg_sram_cpu_addr4261 to i32
  call void @__asan_load4_noabort(i32 %2460)
  %2461 = load ptr, ptr %dpg_sram_cpu_addr4261, align 8
  %2462 = ptrtoint ptr %2461 to i32
  %sub4262 = sub i32 %2459, %2462
  %call4263 = tail call i32 @psp_update_vcn_sram(ptr noundef %adev, i32 noundef %inst_idx, i64 noundef %2457, i32 noundef %sub4262) #7
  br label %if.end4264

if.end4264:                                       ; preds = %if.then4250, %if.end4150, %if.end4063
  %ring_size = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 9
  %2463 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %2463)
  %2464 = load i32, ptr %ring_size, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %2464)
  %cmp.i80 = icmp ugt i32 %2464, 1
  %sub.i81 = add i32 %2464, -1
  %2465 = tail call i32 @llvm.ctlz.i32(i32 %sub.i81, i1 false) #7, !range !131
  %add.i = sub nsw i32 0, %2465
  %add.i.op = and i32 %add.i, 31
  %add.i.op.op = or i32 %add.i.op, 285278464
  %or4316 = select i1 %cmp.i80, i32 %add.i.op.op, i32 285278464
  %2466 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2466)
  %2467 = load i32, ptr %virt, align 8
  %and4319 = and i32 %2467, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4319)
  %tobool4320.not = icmp eq i32 %and4319, 0
  br i1 %tobool4320.not, label %if.end4264.cond.false4342_crit_edge, label %land.lhs.true4321

if.end4264.cond.false4342_crit_edge:              ; preds = %if.end4264
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4342

land.lhs.true4321:                                ; preds = %if.end4264
  %funcs4324 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2468 = ptrtoint ptr %funcs4324 to i32
  call void @__asan_load4_noabort(i32 %2468)
  %2469 = load ptr, ptr %funcs4324, align 4
  %tobool4325.not = icmp eq ptr %2469, null
  br i1 %tobool4325.not, label %land.lhs.true4321.cond.false4342_crit_edge, label %land.lhs.true4326

land.lhs.true4321.cond.false4342_crit_edge:       ; preds = %land.lhs.true4321
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4342

land.lhs.true4326:                                ; preds = %land.lhs.true4321
  %sriov_wreg4330 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2469, i32 0, i32 12
  %2470 = ptrtoint ptr %sriov_wreg4330 to i32
  call void @__asan_load4_noabort(i32 %2470)
  %2471 = load ptr, ptr %sriov_wreg4330, align 4
  %tobool4331.not = icmp eq ptr %2471, null
  br i1 %tobool4331.not, label %land.lhs.true4326.cond.false4342_crit_edge, label %cond.true4332

land.lhs.true4326.cond.false4342_crit_edge:       ; preds = %land.lhs.true4326
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4342

cond.true4332:                                    ; preds = %land.lhs.true4326
  call void @__sanitizer_cov_trace_pc() #9
  %2472 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2472)
  %2473 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4340 = getelementptr i32, ptr %2473, i32 1
  %2474 = ptrtoint ptr %arrayidx4340 to i32
  call void @__asan_load4_noabort(i32 %2474)
  %2475 = load i32, ptr %arrayidx4340, align 4
  %add4341 = add i32 %2475, 734
  tail call void %2471(ptr noundef %adev, i32 noundef %add4341, i32 noundef %or4316, i32 noundef 0, i32 noundef 16) #7
  br label %do.body4349

cond.false4342:                                   ; preds = %land.lhs.true4326.cond.false4342_crit_edge, %land.lhs.true4321.cond.false4342_crit_edge, %if.end4264.cond.false4342_crit_edge
  %2476 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2476)
  %2477 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4346 = getelementptr i32, ptr %2477, i32 1
  %2478 = ptrtoint ptr %arrayidx4346 to i32
  call void @__asan_load4_noabort(i32 %2478)
  %2479 = load i32, ptr %arrayidx4346, align 4
  %add4347 = add i32 %2479, 734
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4347, i32 noundef %or4316, i32 noundef 0) #7
  br label %do.body4349

do.body4349:                                      ; preds = %cond.false4342, %cond.true4332
  %2480 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2480)
  %2481 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4354 = getelementptr i32, ptr %2481, i32 1
  %2482 = ptrtoint ptr %arrayidx4354 to i32
  call void @__asan_load4_noabort(i32 %2482)
  %2483 = load i32, ptr %arrayidx4354, align 4
  %add4355 = add i32 %2483, 4
  %call4356 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4355, i32 noundef 0) #7
  %or4358 = or i32 %call4356, -2147483648
  %2484 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2484)
  %2485 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4362 = getelementptr i32, ptr %2485, i32 1
  %2486 = ptrtoint ptr %arrayidx4362 to i32
  call void @__asan_load4_noabort(i32 %2486)
  %2487 = load i32, ptr %arrayidx4362, align 4
  %add4363 = add i32 %2487, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4363, i32 noundef %or4358, i32 noundef 0) #7
  %multi_queue = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1, i32 0, i32 4
  %2488 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2488)
  %2489 = load volatile i8, ptr %multi_queue, align 1
  %2490 = or i8 %2489, 1
  store volatile i8 %2490, ptr %multi_queue, align 1
  %2491 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2491)
  %2492 = load i32, ptr %virt, align 8
  %and4371 = and i32 %2492, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4371)
  %tobool4372.not = icmp eq i32 %and4371, 0
  br i1 %tobool4372.not, label %do.body4349.cond.false4394_crit_edge, label %land.lhs.true4373

do.body4349.cond.false4394_crit_edge:             ; preds = %do.body4349
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4394

land.lhs.true4373:                                ; preds = %do.body4349
  %funcs4376 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2493 = ptrtoint ptr %funcs4376 to i32
  call void @__asan_load4_noabort(i32 %2493)
  %2494 = load ptr, ptr %funcs4376, align 4
  %tobool4377.not = icmp eq ptr %2494, null
  br i1 %tobool4377.not, label %land.lhs.true4373.cond.false4394_crit_edge, label %land.lhs.true4378

land.lhs.true4373.cond.false4394_crit_edge:       ; preds = %land.lhs.true4373
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4394

land.lhs.true4378:                                ; preds = %land.lhs.true4373
  %sriov_wreg4382 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2494, i32 0, i32 12
  %2495 = ptrtoint ptr %sriov_wreg4382 to i32
  call void @__asan_load4_noabort(i32 %2495)
  %2496 = load ptr, ptr %sriov_wreg4382, align 4
  %tobool4383.not = icmp eq ptr %2496, null
  br i1 %tobool4383.not, label %land.lhs.true4378.cond.false4394_crit_edge, label %cond.true4384

land.lhs.true4378.cond.false4394_crit_edge:       ; preds = %land.lhs.true4378
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4394

cond.true4384:                                    ; preds = %land.lhs.true4378
  call void @__sanitizer_cov_trace_pc() #9
  %2497 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2497)
  %2498 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4392 = getelementptr i32, ptr %2498, i32 1
  %2499 = ptrtoint ptr %arrayidx4392 to i32
  call void @__asan_load4_noabort(i32 %2499)
  %2500 = load i32, ptr %arrayidx4392, align 4
  %add4393 = add i32 %2500, 742
  tail call void %2496(ptr noundef %adev, i32 noundef %add4393, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4400

cond.false4394:                                   ; preds = %land.lhs.true4378.cond.false4394_crit_edge, %land.lhs.true4373.cond.false4394_crit_edge, %do.body4349.cond.false4394_crit_edge
  %2501 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2501)
  %2502 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4398 = getelementptr i32, ptr %2502, i32 1
  %2503 = ptrtoint ptr %arrayidx4398 to i32
  call void @__asan_load4_noabort(i32 %2503)
  %2504 = load i32, ptr %arrayidx4398, align 4
  %add4399 = add i32 %2504, 742
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4399, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4400

cond.end4400:                                     ; preds = %cond.false4394, %cond.true4384
  %2505 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2505)
  %2506 = load i32, ptr %virt, align 8
  %and4403 = and i32 %2506, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4403)
  %tobool4404.not = icmp eq i32 %and4403, 0
  br i1 %tobool4404.not, label %cond.end4400.cond.false4430_crit_edge, label %land.lhs.true4405

cond.end4400.cond.false4430_crit_edge:            ; preds = %cond.end4400
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4430

land.lhs.true4405:                                ; preds = %cond.end4400
  %funcs4408 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2507 = ptrtoint ptr %funcs4408 to i32
  call void @__asan_load4_noabort(i32 %2507)
  %2508 = load ptr, ptr %funcs4408, align 4
  %tobool4409.not = icmp eq ptr %2508, null
  br i1 %tobool4409.not, label %land.lhs.true4405.cond.false4430_crit_edge, label %land.lhs.true4410

land.lhs.true4405.cond.false4430_crit_edge:       ; preds = %land.lhs.true4405
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4430

land.lhs.true4410:                                ; preds = %land.lhs.true4405
  %sriov_wreg4414 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2508, i32 0, i32 12
  %2509 = ptrtoint ptr %sriov_wreg4414 to i32
  call void @__asan_load4_noabort(i32 %2509)
  %2510 = load ptr, ptr %sriov_wreg4414, align 4
  %tobool4415.not = icmp eq ptr %2510, null
  br i1 %tobool4415.not, label %land.lhs.true4410.cond.false4430_crit_edge, label %cond.true4416

land.lhs.true4410.cond.false4430_crit_edge:       ; preds = %land.lhs.true4410
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4430

cond.true4416:                                    ; preds = %land.lhs.true4410
  call void @__sanitizer_cov_trace_pc() #9
  %2511 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2511)
  %2512 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4424 = getelementptr i32, ptr %2512, i32 1
  %2513 = ptrtoint ptr %arrayidx4424 to i32
  call void @__asan_load4_noabort(i32 %2513)
  %2514 = load i32, ptr %arrayidx4424, align 4
  %add4425 = add i32 %2514, 735
  %gpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2515 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2515)
  %2516 = load i64, ptr %gpu_addr, align 8
  %sum.shift2 = lshr i64 %2516, 34
  %shr44293 = trunc i64 %sum.shift2 to i32
  tail call void %2510(ptr noundef %adev, i32 noundef %add4425, i32 noundef %shr44293, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4441

cond.false4430:                                   ; preds = %land.lhs.true4410.cond.false4430_crit_edge, %land.lhs.true4405.cond.false4430_crit_edge, %cond.end4400.cond.false4430_crit_edge
  %2517 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2517)
  %2518 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4434 = getelementptr i32, ptr %2518, i32 1
  %2519 = ptrtoint ptr %arrayidx4434 to i32
  call void @__asan_load4_noabort(i32 %2519)
  %2520 = load i32, ptr %arrayidx4434, align 4
  %add4435 = add i32 %2520, 735
  %gpu_addr4436 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2521 = ptrtoint ptr %gpu_addr4436 to i32
  call void @__asan_load8_noabort(i32 %2521)
  %2522 = load i64, ptr %gpu_addr4436, align 8
  %sum.shift = lshr i64 %2522, 34
  %shr44401 = trunc i64 %sum.shift to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4435, i32 noundef %shr44401, i32 noundef 0) #7
  br label %cond.end4441

cond.end4441:                                     ; preds = %cond.false4430, %cond.true4416
  %2523 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2523)
  %2524 = load i32, ptr %virt, align 8
  %and4444 = and i32 %2524, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4444)
  %tobool4445.not = icmp eq i32 %and4444, 0
  br i1 %tobool4445.not, label %cond.end4441.cond.false4470_crit_edge, label %land.lhs.true4446

cond.end4441.cond.false4470_crit_edge:            ; preds = %cond.end4441
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4470

land.lhs.true4446:                                ; preds = %cond.end4441
  %funcs4449 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2525 = ptrtoint ptr %funcs4449 to i32
  call void @__asan_load4_noabort(i32 %2525)
  %2526 = load ptr, ptr %funcs4449, align 4
  %tobool4450.not = icmp eq ptr %2526, null
  br i1 %tobool4450.not, label %land.lhs.true4446.cond.false4470_crit_edge, label %land.lhs.true4451

land.lhs.true4446.cond.false4470_crit_edge:       ; preds = %land.lhs.true4446
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4470

land.lhs.true4451:                                ; preds = %land.lhs.true4446
  %sriov_wreg4455 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2526, i32 0, i32 12
  %2527 = ptrtoint ptr %sriov_wreg4455 to i32
  call void @__asan_load4_noabort(i32 %2527)
  %2528 = load ptr, ptr %sriov_wreg4455, align 4
  %tobool4456.not = icmp eq ptr %2528, null
  br i1 %tobool4456.not, label %land.lhs.true4451.cond.false4470_crit_edge, label %cond.true4457

land.lhs.true4451.cond.false4470_crit_edge:       ; preds = %land.lhs.true4451
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4470

cond.true4457:                                    ; preds = %land.lhs.true4451
  call void @__sanitizer_cov_trace_pc() #9
  %2529 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2529)
  %2530 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4465 = getelementptr i32, ptr %2530, i32 1
  %2531 = ptrtoint ptr %arrayidx4465 to i32
  call void @__asan_load4_noabort(i32 %2531)
  %2532 = load i32, ptr %arrayidx4465, align 4
  %add4466 = add i32 %2532, 1074
  %gpu_addr4467 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2533 = ptrtoint ptr %gpu_addr4467 to i32
  call void @__asan_load8_noabort(i32 %2533)
  %2534 = load i64, ptr %gpu_addr4467, align 8
  %conv4469 = trunc i64 %2534 to i32
  tail call void %2528(ptr noundef %adev, i32 noundef %add4466, i32 noundef %conv4469, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4479

cond.false4470:                                   ; preds = %land.lhs.true4451.cond.false4470_crit_edge, %land.lhs.true4446.cond.false4470_crit_edge, %cond.end4441.cond.false4470_crit_edge
  %2535 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2535)
  %2536 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4474 = getelementptr i32, ptr %2536, i32 1
  %2537 = ptrtoint ptr %arrayidx4474 to i32
  call void @__asan_load4_noabort(i32 %2537)
  %2538 = load i32, ptr %arrayidx4474, align 4
  %add4475 = add i32 %2538, 1074
  %gpu_addr4476 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2539 = ptrtoint ptr %gpu_addr4476 to i32
  call void @__asan_load8_noabort(i32 %2539)
  %2540 = load i64, ptr %gpu_addr4476, align 8
  %conv4478 = trunc i64 %2540 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4475, i32 noundef %conv4478, i32 noundef 0) #7
  br label %cond.end4479

cond.end4479:                                     ; preds = %cond.false4470, %cond.true4457
  %2541 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2541)
  %2542 = load i32, ptr %virt, align 8
  %and4482 = and i32 %2542, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4482)
  %tobool4483.not = icmp eq i32 %and4482, 0
  br i1 %tobool4483.not, label %cond.end4479.cond.false4509_crit_edge, label %land.lhs.true4484

cond.end4479.cond.false4509_crit_edge:            ; preds = %cond.end4479
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4509

land.lhs.true4484:                                ; preds = %cond.end4479
  %funcs4487 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2543 = ptrtoint ptr %funcs4487 to i32
  call void @__asan_load4_noabort(i32 %2543)
  %2544 = load ptr, ptr %funcs4487, align 4
  %tobool4488.not = icmp eq ptr %2544, null
  br i1 %tobool4488.not, label %land.lhs.true4484.cond.false4509_crit_edge, label %land.lhs.true4489

land.lhs.true4484.cond.false4509_crit_edge:       ; preds = %land.lhs.true4484
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4509

land.lhs.true4489:                                ; preds = %land.lhs.true4484
  %sriov_wreg4493 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2544, i32 0, i32 12
  %2545 = ptrtoint ptr %sriov_wreg4493 to i32
  call void @__asan_load4_noabort(i32 %2545)
  %2546 = load ptr, ptr %sriov_wreg4493, align 4
  %tobool4494.not = icmp eq ptr %2546, null
  br i1 %tobool4494.not, label %land.lhs.true4489.cond.false4509_crit_edge, label %cond.true4495

land.lhs.true4489.cond.false4509_crit_edge:       ; preds = %land.lhs.true4489
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4509

cond.true4495:                                    ; preds = %land.lhs.true4489
  call void @__sanitizer_cov_trace_pc() #9
  %2547 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2547)
  %2548 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4503 = getelementptr i32, ptr %2548, i32 1
  %2549 = ptrtoint ptr %arrayidx4503 to i32
  call void @__asan_load4_noabort(i32 %2549)
  %2550 = load i32, ptr %arrayidx4503, align 4
  %add4504 = add i32 %2550, 1075
  %gpu_addr4505 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2551 = ptrtoint ptr %gpu_addr4505 to i32
  call void @__asan_load8_noabort(i32 %2551)
  %2552 = load i64, ptr %gpu_addr4505, align 8
  %shr4506 = lshr i64 %2552, 32
  %conv4508 = trunc i64 %shr4506 to i32
  tail call void %2546(ptr noundef %adev, i32 noundef %add4504, i32 noundef %conv4508, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4519

cond.false4509:                                   ; preds = %land.lhs.true4489.cond.false4509_crit_edge, %land.lhs.true4484.cond.false4509_crit_edge, %cond.end4479.cond.false4509_crit_edge
  %2553 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2553)
  %2554 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4513 = getelementptr i32, ptr %2554, i32 1
  %2555 = ptrtoint ptr %arrayidx4513 to i32
  call void @__asan_load4_noabort(i32 %2555)
  %2556 = load i32, ptr %arrayidx4513, align 4
  %add4514 = add i32 %2556, 1075
  %gpu_addr4515 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2557 = ptrtoint ptr %gpu_addr4515 to i32
  call void @__asan_load8_noabort(i32 %2557)
  %2558 = load i64, ptr %gpu_addr4515, align 8
  %shr4516 = lshr i64 %2558, 32
  %conv4518 = trunc i64 %shr4516 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4514, i32 noundef %conv4518, i32 noundef 0) #7
  br label %cond.end4519

cond.end4519:                                     ; preds = %cond.false4509, %cond.true4495
  %2559 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2559)
  %2560 = load i32, ptr %virt, align 8
  %and4522 = and i32 %2560, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4522)
  %tobool4523.not = icmp eq i32 %and4522, 0
  br i1 %tobool4523.not, label %cond.end4519.cond.false4545_crit_edge, label %land.lhs.true4524

cond.end4519.cond.false4545_crit_edge:            ; preds = %cond.end4519
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4545

land.lhs.true4524:                                ; preds = %cond.end4519
  %funcs4527 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2561 = ptrtoint ptr %funcs4527 to i32
  call void @__asan_load4_noabort(i32 %2561)
  %2562 = load ptr, ptr %funcs4527, align 4
  %tobool4528.not = icmp eq ptr %2562, null
  br i1 %tobool4528.not, label %land.lhs.true4524.cond.false4545_crit_edge, label %land.lhs.true4529

land.lhs.true4524.cond.false4545_crit_edge:       ; preds = %land.lhs.true4524
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4545

land.lhs.true4529:                                ; preds = %land.lhs.true4524
  %sriov_wreg4533 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2562, i32 0, i32 12
  %2563 = ptrtoint ptr %sriov_wreg4533 to i32
  call void @__asan_load4_noabort(i32 %2563)
  %2564 = load ptr, ptr %sriov_wreg4533, align 4
  %tobool4534.not = icmp eq ptr %2564, null
  br i1 %tobool4534.not, label %land.lhs.true4529.cond.false4545_crit_edge, label %cond.true4535

land.lhs.true4529.cond.false4545_crit_edge:       ; preds = %land.lhs.true4529
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4545

cond.true4535:                                    ; preds = %land.lhs.true4529
  call void @__sanitizer_cov_trace_pc() #9
  %2565 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2565)
  %2566 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4543 = getelementptr i32, ptr %2566, i32 1
  %2567 = ptrtoint ptr %arrayidx4543 to i32
  call void @__asan_load4_noabort(i32 %2567)
  %2568 = load i32, ptr %arrayidx4543, align 4
  %add4544 = add i32 %2568, 736
  tail call void %2564(ptr noundef %adev, i32 noundef %add4544, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4551

cond.false4545:                                   ; preds = %land.lhs.true4529.cond.false4545_crit_edge, %land.lhs.true4524.cond.false4545_crit_edge, %cond.end4519.cond.false4545_crit_edge
  %2569 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2569)
  %2570 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4549 = getelementptr i32, ptr %2570, i32 1
  %2571 = ptrtoint ptr %arrayidx4549 to i32
  call void @__asan_load4_noabort(i32 %2571)
  %2572 = load i32, ptr %arrayidx4549, align 4
  %add4550 = add i32 %2572, 736
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4550, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4551

cond.end4551:                                     ; preds = %cond.false4545, %cond.true4535
  %2573 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2573)
  %2574 = load i32, ptr %virt, align 8
  %and4554 = and i32 %2574, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4554)
  %tobool4555.not = icmp eq i32 %and4554, 0
  br i1 %tobool4555.not, label %cond.end4551.cond.false4577_crit_edge, label %land.lhs.true4556

cond.end4551.cond.false4577_crit_edge:            ; preds = %cond.end4551
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4577

land.lhs.true4556:                                ; preds = %cond.end4551
  %funcs4559 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2575 = ptrtoint ptr %funcs4559 to i32
  call void @__asan_load4_noabort(i32 %2575)
  %2576 = load ptr, ptr %funcs4559, align 4
  %tobool4560.not = icmp eq ptr %2576, null
  br i1 %tobool4560.not, label %land.lhs.true4556.cond.false4577_crit_edge, label %land.lhs.true4561

land.lhs.true4556.cond.false4577_crit_edge:       ; preds = %land.lhs.true4556
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4577

land.lhs.true4561:                                ; preds = %land.lhs.true4556
  %sriov_wreg4565 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2576, i32 0, i32 12
  %2577 = ptrtoint ptr %sriov_wreg4565 to i32
  call void @__asan_load4_noabort(i32 %2577)
  %2578 = load ptr, ptr %sriov_wreg4565, align 4
  %tobool4566.not = icmp eq ptr %2578, null
  br i1 %tobool4566.not, label %land.lhs.true4561.cond.false4577_crit_edge, label %cond.true4567

land.lhs.true4561.cond.false4577_crit_edge:       ; preds = %land.lhs.true4561
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4577

cond.true4567:                                    ; preds = %land.lhs.true4561
  call void @__sanitizer_cov_trace_pc() #9
  %2579 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2579)
  %2580 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4575 = getelementptr i32, ptr %2580, i32 1
  %2581 = ptrtoint ptr %arrayidx4575 to i32
  call void @__asan_load4_noabort(i32 %2581)
  %2582 = load i32, ptr %arrayidx4575, align 4
  %add4576 = add i32 %2582, 22
  tail call void %2578(ptr noundef %adev, i32 noundef %add4576, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4583

cond.false4577:                                   ; preds = %land.lhs.true4561.cond.false4577_crit_edge, %land.lhs.true4556.cond.false4577_crit_edge, %cond.end4551.cond.false4577_crit_edge
  %2583 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2583)
  %2584 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4581 = getelementptr i32, ptr %2584, i32 1
  %2585 = ptrtoint ptr %arrayidx4581 to i32
  call void @__asan_load4_noabort(i32 %2585)
  %2586 = load i32, ptr %arrayidx4581, align 4
  %add4582 = add i32 %2586, 22
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4582, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4583

cond.end4583:                                     ; preds = %cond.false4577, %cond.true4567
  %2587 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2587)
  %2588 = load i32, ptr %virt, align 8
  %and4586 = and i32 %2588, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4586)
  %tobool4587.not = icmp eq i32 %and4586, 0
  br i1 %tobool4587.not, label %cond.end4583.cond.false4610_crit_edge, label %land.lhs.true4588

cond.end4583.cond.false4610_crit_edge:            ; preds = %cond.end4583
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4610

land.lhs.true4588:                                ; preds = %cond.end4583
  %funcs4591 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2589 = ptrtoint ptr %funcs4591 to i32
  call void @__asan_load4_noabort(i32 %2589)
  %2590 = load ptr, ptr %funcs4591, align 4
  %tobool4592.not = icmp eq ptr %2590, null
  br i1 %tobool4592.not, label %land.lhs.true4588.cond.false4610_crit_edge, label %land.lhs.true4593

land.lhs.true4588.cond.false4610_crit_edge:       ; preds = %land.lhs.true4588
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4610

land.lhs.true4593:                                ; preds = %land.lhs.true4588
  %sriov_rreg4597 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2590, i32 0, i32 13
  %2591 = ptrtoint ptr %sriov_rreg4597 to i32
  call void @__asan_load4_noabort(i32 %2591)
  %2592 = load ptr, ptr %sriov_rreg4597, align 4
  %tobool4598.not = icmp eq ptr %2592, null
  br i1 %tobool4598.not, label %land.lhs.true4593.cond.false4610_crit_edge, label %cond.true4599

land.lhs.true4593.cond.false4610_crit_edge:       ; preds = %land.lhs.true4593
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4610

cond.true4599:                                    ; preds = %land.lhs.true4593
  call void @__sanitizer_cov_trace_pc() #9
  %2593 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2593)
  %2594 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4607 = getelementptr i32, ptr %2594, i32 1
  %2595 = ptrtoint ptr %arrayidx4607 to i32
  call void @__asan_load4_noabort(i32 %2595)
  %2596 = load i32, ptr %arrayidx4607, align 4
  %add4608 = add i32 %2596, 736
  %call4609 = tail call i32 %2592(ptr noundef %adev, i32 noundef %add4608, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4617

cond.false4610:                                   ; preds = %land.lhs.true4593.cond.false4610_crit_edge, %land.lhs.true4588.cond.false4610_crit_edge, %cond.end4583.cond.false4610_crit_edge
  %2597 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2597)
  %2598 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4614 = getelementptr i32, ptr %2598, i32 1
  %2599 = ptrtoint ptr %arrayidx4614 to i32
  call void @__asan_load4_noabort(i32 %2599)
  %2600 = load i32, ptr %arrayidx4614, align 4
  %add4615 = add i32 %2600, 736
  %call4616 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4615, i32 noundef 0) #7
  br label %cond.end4617

cond.end4617:                                     ; preds = %cond.false4610, %cond.true4599
  %cond4618 = phi i32 [ %call4609, %cond.true4599 ], [ %call4616, %cond.false4610 ]
  %conv4619 = zext i32 %cond4618 to i64
  %wptr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 7
  %2601 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %2601)
  store i64 %conv4619, ptr %wptr, align 8
  %2602 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2602)
  %2603 = load i32, ptr %virt, align 8
  %and4622 = and i32 %2603, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4622)
  %tobool4623.not = icmp eq i32 %and4622, 0
  br i1 %tobool4623.not, label %cond.end4617.cond.false4648_crit_edge, label %land.lhs.true4624

cond.end4617.cond.false4648_crit_edge:            ; preds = %cond.end4617
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4648

land.lhs.true4624:                                ; preds = %cond.end4617
  %funcs4627 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2604 = ptrtoint ptr %funcs4627 to i32
  call void @__asan_load4_noabort(i32 %2604)
  %2605 = load ptr, ptr %funcs4627, align 4
  %tobool4628.not = icmp eq ptr %2605, null
  br i1 %tobool4628.not, label %land.lhs.true4624.cond.false4648_crit_edge, label %land.lhs.true4629

land.lhs.true4624.cond.false4648_crit_edge:       ; preds = %land.lhs.true4624
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4648

land.lhs.true4629:                                ; preds = %land.lhs.true4624
  %sriov_wreg4633 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2605, i32 0, i32 12
  %2606 = ptrtoint ptr %sriov_wreg4633 to i32
  call void @__asan_load4_noabort(i32 %2606)
  %2607 = load ptr, ptr %sriov_wreg4633, align 4
  %tobool4634.not = icmp eq ptr %2607, null
  br i1 %tobool4634.not, label %land.lhs.true4629.cond.false4648_crit_edge, label %cond.true4635

land.lhs.true4629.cond.false4648_crit_edge:       ; preds = %land.lhs.true4629
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4648

cond.true4635:                                    ; preds = %land.lhs.true4629
  call void @__sanitizer_cov_trace_pc() #9
  %2608 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2608)
  %2609 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4643 = getelementptr i32, ptr %2609, i32 1
  %2610 = ptrtoint ptr %arrayidx4643 to i32
  call void @__asan_load4_noabort(i32 %2610)
  %2611 = load i32, ptr %arrayidx4643, align 4
  %add4644 = add i32 %2611, 737
  tail call void %2607(ptr noundef %adev, i32 noundef %add4644, i32 noundef %cond4618, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4657

cond.false4648:                                   ; preds = %land.lhs.true4629.cond.false4648_crit_edge, %land.lhs.true4624.cond.false4648_crit_edge, %cond.end4617.cond.false4648_crit_edge
  %2612 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2612)
  %2613 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4652 = getelementptr i32, ptr %2613, i32 1
  %2614 = ptrtoint ptr %arrayidx4652 to i32
  call void @__asan_load4_noabort(i32 %2614)
  %2615 = load i32, ptr %arrayidx4652, align 4
  %add4653 = add i32 %2615, 737
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4653, i32 noundef %cond4618, i32 noundef 0) #7
  br label %cond.end4657

cond.end4657:                                     ; preds = %cond.false4648, %cond.true4635
  %2616 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2616)
  %2617 = load volatile i8, ptr %multi_queue, align 1
  %2618 = and i8 %2617, -2
  store volatile i8 %2618, ptr %multi_queue, align 1
  %2619 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2619)
  %2620 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4668 = getelementptr i32, ptr %2620, i32 1
  %2621 = ptrtoint ptr %arrayidx4668 to i32
  call void @__asan_load4_noabort(i32 %2621)
  %2622 = load i32, ptr %arrayidx4668, align 4
  %add4669 = add i32 %2622, 4
  %call4670 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4669, i32 noundef 0) #7
  %and4671 = and i32 %call4670, 2147483647
  %2623 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2623)
  %2624 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4676 = getelementptr i32, ptr %2624, i32 1
  %2625 = ptrtoint ptr %arrayidx4676 to i32
  call void @__asan_load4_noabort(i32 %2625)
  %2626 = load i32, ptr %arrayidx4676, align 4
  %add4677 = add i32 %2626, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4677, i32 noundef %and4671, i32 noundef 0) #7
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_5_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %0 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cg_flags, align 8
  %and = and i32 %1, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %. = select i1 %tobool.not, i32 260, i32 261
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %indirect)
  %tobool3.not = icmp eq i8 %indirect, 0
  br i1 %tobool3.not, label %if.then4, label %if.else209

if.then4:                                         ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and5 = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.then4.cond.false_crit_edge, label %land.lhs.true

if.then4.cond.false_crit_edge:                    ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then4
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool7.not = icmp eq ptr %5, null
  br i1 %tobool7.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true8

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true8:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 12
  %6 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_wreg, align 4
  %tobool12.not = icmp eq ptr %7, null
  br i1 %tobool12.not, label %land.lhs.true8.cond.false_crit_edge, label %cond.true

land.lhs.true8.cond.false_crit_edge:              ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %8 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx17, align 4
  %arrayidx18 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx18, align 4
  %add = add i32 %11, 18
  tail call void %7(ptr noundef %adev, i32 noundef %add, i32 noundef %., i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true8.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then4.cond.false_crit_edge
  %arrayidx21 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %12 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx21, align 4
  %arrayidx22 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %15, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add23, i32 noundef %., i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and26 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false118_crit_edge, label %land.lhs.true28

cond.end.cond.false118_crit_edge:                 ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false118_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false118_crit_edge:          ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg37 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg37, align 4
  %tobool38.not = icmp eq ptr %21, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false118_crit_edge, label %cond.true39

land.lhs.true33.cond.false118_crit_edge:          ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

cond.true39:                                      ; preds = %land.lhs.true33
  %arrayidx45 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx46 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %22 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx46, align 4
  %arrayidx47 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx47, align 4
  %add48 = add i32 %25, 17
  %26 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx45, align 8
  %arrayidx53 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx53 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx53, align 4
  %add54 = shl i32 %29, 2
  %shl55 = add i32 %add54, 552
  %and56 = and i32 %shl55, 1048572
  %30 = add nsw i32 %and56, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %30)
  %31 = icmp ult i32 %30, 9728
  %32 = add nsw i32 %and56, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %32)
  %33 = icmp ult i32 %32, 9728
  %34 = add nsw i32 %and56, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %34)
  %35 = icmp ult i32 %34, 1536
  br i1 %31, label %cond.true39.if.end115_crit_edge, label %if.else92

cond.true39.if.end115_crit_edge:                  ; preds = %cond.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else92:                                        ; preds = %cond.true39
  %36 = add nsw i32 %and56, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %36)
  %37 = icmp ult i32 %36, 1536
  br i1 %37, label %if.then94, label %if.else98

if.then94:                                        ; preds = %if.else92
  call void @__sanitizer_cov_trace_pc() #9
  %add97 = add nuw nsw i32 %and56, 67584
  br label %if.end115

if.else98:                                        ; preds = %if.else92
  br i1 %33, label %if.else98.if.end115_crit_edge, label %if.else104

if.else98.if.end115_crit_edge:                    ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else104:                                       ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  %add109 = add nsw i32 %and56, -98304
  %spec.select12 = select i1 %35, i32 %add109, i32 %and56
  br label %if.end115

if.end115:                                        ; preds = %if.else104, %if.else98.if.end115_crit_edge, %if.then94, %cond.true39.if.end115_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add97, %if.then94 ], [ %spec.select12, %if.else104 ], [ %30, %cond.true39.if.end115_crit_edge ], [ %32, %if.else98.if.end115_crit_edge ]
  %38 = shl i32 %internal_reg_offset.0, 14
  %shl116 = and i32 %38, -65536
  %or117 = or i32 %shl116, 1
  tail call void %21(ptr noundef %adev, i32 noundef %add48, i32 noundef %or117, i32 noundef 0, i32 noundef 16) #7
  br label %if.then298

cond.false118:                                    ; preds = %land.lhs.true33.cond.false118_crit_edge, %land.lhs.true28.cond.false118_crit_edge, %cond.end.cond.false118_crit_edge
  %arrayidx120 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx121 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %39 = ptrtoint ptr %arrayidx121 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %arrayidx121, align 4
  %arrayidx122 = getelementptr i32, ptr %40, i32 1
  %41 = ptrtoint ptr %arrayidx122 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx122, align 4
  %add123 = add i32 %42, 17
  %43 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx120, align 8
  %arrayidx136 = getelementptr i32, ptr %44, i32 1
  %45 = ptrtoint ptr %arrayidx136 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx136, align 4
  %add137 = shl i32 %46, 2
  %shl138 = add i32 %add137, 552
  %and139 = and i32 %shl138, 1048572
  %47 = add nsw i32 %and139, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %47)
  %48 = icmp ult i32 %47, 9728
  %49 = add nsw i32 %and139, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %49)
  %50 = icmp ult i32 %49, 9728
  %51 = add nsw i32 %and139, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %51)
  %52 = icmp ult i32 %51, 1536
  br i1 %48, label %cond.false118.if.end203_crit_edge, label %if.else180

cond.false118.if.end203_crit_edge:                ; preds = %cond.false118
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else180:                                       ; preds = %cond.false118
  %53 = add nsw i32 %and139, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %53)
  %54 = icmp ult i32 %53, 1536
  br i1 %54, label %if.then182, label %if.else186

if.then182:                                       ; preds = %if.else180
  call void @__sanitizer_cov_trace_pc() #9
  %add185 = add nuw nsw i32 %and139, 67584
  br label %if.end203

if.else186:                                       ; preds = %if.else180
  br i1 %50, label %if.else186.if.end203_crit_edge, label %if.else192

if.else186.if.end203_crit_edge:                   ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else192:                                       ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  %add197 = add nsw i32 %and139, -98304
  %spec.select13 = select i1 %52, i32 %add197, i32 %and139
  br label %if.end203

if.end203:                                        ; preds = %if.else192, %if.else186.if.end203_crit_edge, %if.then182, %cond.false118.if.end203_crit_edge
  %internal_reg_offset127.0 = phi i32 [ %add185, %if.then182 ], [ %spec.select13, %if.else192 ], [ %47, %cond.false118.if.end203_crit_edge ], [ %49, %if.else186.if.end203_crit_edge ]
  %55 = shl i32 %internal_reg_offset127.0, 14
  %shl206 = and i32 %55, -65536
  %or207 = or i32 %shl206, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add123, i32 noundef %or207, i32 noundef 0) #7
  br label %if.then298

if.else209:                                       ; preds = %entry
  %arrayidx217 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %56 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx217, align 8
  %arrayidx219 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx219 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx219, align 4
  %add220 = shl i32 %59, 2
  %shl221 = add i32 %add220, 552
  %and222 = and i32 %shl221, 1048572
  %60 = add nsw i32 %and222, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %60)
  %61 = icmp ult i32 %60, 9728
  %62 = add nsw i32 %and222, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %62)
  %63 = icmp ult i32 %62, 9728
  %64 = add nsw i32 %and222, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %64)
  %65 = icmp ult i32 %64, 1536
  br i1 %61, label %if.else209.if.else531_crit_edge, label %if.else263

if.else209.if.else531_crit_edge:                  ; preds = %if.else209
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else263:                                       ; preds = %if.else209
  %66 = add nsw i32 %and222, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %66)
  %67 = icmp ult i32 %66, 1536
  br i1 %67, label %if.then265, label %if.else269

if.then265:                                       ; preds = %if.else263
  call void @__sanitizer_cov_trace_pc() #9
  %add268 = add nuw nsw i32 %and222, 67584
  br label %if.else531

if.else269:                                       ; preds = %if.else263
  br i1 %63, label %if.else269.if.else531_crit_edge, label %if.else275

if.else269.if.else531_crit_edge:                  ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else275:                                       ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  %add280 = add nsw i32 %and222, -98304
  %spec.select14 = select i1 %65, i32 %add280, i32 %and222
  br label %if.else531

if.then298:                                       ; preds = %if.end203, %if.end115
  %68 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %virt, align 8
  %and301 = and i32 %69, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and301)
  %tobool302.not = icmp eq i32 %and301, 0
  br i1 %tobool302.not, label %if.then298.cond.false324_crit_edge, label %land.lhs.true303

if.then298.cond.false324_crit_edge:               ; preds = %if.then298
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true303:                                 ; preds = %if.then298
  %funcs306 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %70 = ptrtoint ptr %funcs306 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %funcs306, align 4
  %tobool307.not = icmp eq ptr %71, null
  br i1 %tobool307.not, label %land.lhs.true303.cond.false324_crit_edge, label %land.lhs.true308

land.lhs.true303.cond.false324_crit_edge:         ; preds = %land.lhs.true303
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true308:                                 ; preds = %land.lhs.true303
  %sriov_wreg312 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %71, i32 0, i32 12
  %72 = ptrtoint ptr %sriov_wreg312 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %sriov_wreg312, align 4
  %tobool313.not = icmp eq ptr %73, null
  br i1 %tobool313.not, label %land.lhs.true308.cond.false324_crit_edge, label %cond.true314

land.lhs.true308.cond.false324_crit_edge:         ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

cond.true314:                                     ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx321 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %74 = ptrtoint ptr %arrayidx321 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %arrayidx321, align 4
  %arrayidx322 = getelementptr i32, ptr %75, i32 1
  %76 = ptrtoint ptr %arrayidx322 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx322, align 4
  %add323 = add i32 %77, 18
  tail call void %73(ptr noundef %adev, i32 noundef %add323, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end330

cond.false324:                                    ; preds = %land.lhs.true308.cond.false324_crit_edge, %land.lhs.true303.cond.false324_crit_edge, %if.then298.cond.false324_crit_edge
  %arrayidx327 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %78 = ptrtoint ptr %arrayidx327 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %arrayidx327, align 4
  %arrayidx328 = getelementptr i32, ptr %79, i32 1
  %80 = ptrtoint ptr %arrayidx328 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %arrayidx328, align 4
  %add329 = add i32 %81, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add329, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end330

cond.end330:                                      ; preds = %cond.false324, %cond.true314
  %82 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %virt, align 8
  %and333 = and i32 %83, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and333)
  %tobool334.not = icmp eq i32 %and333, 0
  br i1 %tobool334.not, label %cond.end330.cond.false440_crit_edge, label %land.lhs.true335

cond.end330.cond.false440_crit_edge:              ; preds = %cond.end330
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true335:                                 ; preds = %cond.end330
  %funcs338 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %84 = ptrtoint ptr %funcs338 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %funcs338, align 4
  %tobool339.not = icmp eq ptr %85, null
  br i1 %tobool339.not, label %land.lhs.true335.cond.false440_crit_edge, label %land.lhs.true340

land.lhs.true335.cond.false440_crit_edge:         ; preds = %land.lhs.true335
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true340:                                 ; preds = %land.lhs.true335
  %sriov_wreg344 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %85, i32 0, i32 12
  %86 = ptrtoint ptr %sriov_wreg344 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %sriov_wreg344, align 4
  %tobool345.not = icmp eq ptr %87, null
  br i1 %tobool345.not, label %land.lhs.true340.cond.false440_crit_edge, label %cond.true346

land.lhs.true340.cond.false440_crit_edge:         ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

cond.true346:                                     ; preds = %land.lhs.true340
  %arrayidx352 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx353 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %88 = ptrtoint ptr %arrayidx353 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx353, align 4
  %arrayidx354 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx354 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx354, align 4
  %add355 = add i32 %91, 17
  %92 = ptrtoint ptr %arrayidx352 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %arrayidx352, align 8
  %arrayidx368 = getelementptr i32, ptr %93, i32 1
  %94 = ptrtoint ptr %arrayidx368 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %arrayidx368, align 4
  %add369 = shl i32 %95, 2
  %shl370 = add i32 %add369, 544
  %and371 = and i32 %shl370, 1048572
  %96 = add nsw i32 %and371, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %96)
  %97 = icmp ult i32 %96, 9728
  %98 = add nsw i32 %and371, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %98)
  %99 = icmp ult i32 %98, 9728
  %100 = add nsw i32 %and371, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %100)
  %101 = icmp ult i32 %100, 1536
  br i1 %97, label %cond.true346.if.end435_crit_edge, label %if.else412

cond.true346.if.end435_crit_edge:                 ; preds = %cond.true346
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else412:                                       ; preds = %cond.true346
  %102 = add nsw i32 %and371, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %102)
  %103 = icmp ult i32 %102, 1536
  br i1 %103, label %if.then414, label %if.else418

if.then414:                                       ; preds = %if.else412
  call void @__sanitizer_cov_trace_pc() #9
  %add417 = add nuw nsw i32 %and371, 67584
  br label %if.end435

if.else418:                                       ; preds = %if.else412
  br i1 %99, label %if.else418.if.end435_crit_edge, label %if.else424

if.else418.if.end435_crit_edge:                   ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else424:                                       ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  %add429 = add nsw i32 %and371, -98304
  %spec.select15 = select i1 %101, i32 %add429, i32 %and371
  br label %if.end435

if.end435:                                        ; preds = %if.else424, %if.else418.if.end435_crit_edge, %if.then414, %cond.true346.if.end435_crit_edge
  %internal_reg_offset359.0 = phi i32 [ %add417, %if.then414 ], [ %spec.select15, %if.else424 ], [ %96, %cond.true346.if.end435_crit_edge ], [ %98, %if.else418.if.end435_crit_edge ]
  %104 = shl i32 %internal_reg_offset359.0, 14
  %shl438 = and i32 %104, -65536
  %or439 = or i32 %shl438, 1
  tail call void %87(ptr noundef %adev, i32 noundef %add355, i32 noundef %or439, i32 noundef 0, i32 noundef 16) #7
  br label %if.then626

cond.false440:                                    ; preds = %land.lhs.true340.cond.false440_crit_edge, %land.lhs.true335.cond.false440_crit_edge, %cond.end330.cond.false440_crit_edge
  %arrayidx442 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx443 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %105 = ptrtoint ptr %arrayidx443 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %arrayidx443, align 4
  %arrayidx444 = getelementptr i32, ptr %106, i32 1
  %107 = ptrtoint ptr %arrayidx444 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx444, align 4
  %add445 = add i32 %108, 17
  %109 = ptrtoint ptr %arrayidx442 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %arrayidx442, align 8
  %arrayidx458 = getelementptr i32, ptr %110, i32 1
  %111 = ptrtoint ptr %arrayidx458 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx458, align 4
  %add459 = shl i32 %112, 2
  %shl460 = add i32 %add459, 544
  %and461 = and i32 %shl460, 1048572
  %113 = add nsw i32 %and461, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %113)
  %114 = icmp ult i32 %113, 9728
  %115 = add nsw i32 %and461, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %115)
  %116 = icmp ult i32 %115, 9728
  %117 = add nsw i32 %and461, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %117)
  %118 = icmp ult i32 %117, 1536
  br i1 %114, label %cond.false440.if.end525_crit_edge, label %if.else502

cond.false440.if.end525_crit_edge:                ; preds = %cond.false440
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else502:                                       ; preds = %cond.false440
  %119 = add nsw i32 %and461, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %119)
  %120 = icmp ult i32 %119, 1536
  br i1 %120, label %if.then504, label %if.else508

if.then504:                                       ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  %add507 = add nuw nsw i32 %and461, 67584
  br label %if.end525

if.else508:                                       ; preds = %if.else502
  br i1 %116, label %if.else508.if.end525_crit_edge, label %if.else514

if.else508.if.end525_crit_edge:                   ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else514:                                       ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  %add519 = add nsw i32 %and461, -98304
  %spec.select16 = select i1 %118, i32 %add519, i32 %and461
  br label %if.end525

if.end525:                                        ; preds = %if.else514, %if.else508.if.end525_crit_edge, %if.then504, %cond.false440.if.end525_crit_edge
  %internal_reg_offset449.0 = phi i32 [ %add507, %if.then504 ], [ %spec.select16, %if.else514 ], [ %113, %cond.false440.if.end525_crit_edge ], [ %115, %if.else508.if.end525_crit_edge ]
  %121 = shl i32 %internal_reg_offset449.0, 14
  %shl528 = and i32 %121, -65536
  %or529 = or i32 %shl528, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add445, i32 noundef %or529, i32 noundef 0) #7
  br label %if.then626

if.else531:                                       ; preds = %if.else275, %if.else269.if.else531_crit_edge, %if.then265, %if.else209.if.else531_crit_edge
  %internal_reg_offset210.0 = phi i32 [ %add268, %if.then265 ], [ %spec.select14, %if.else275 ], [ %60, %if.else209.if.else531_crit_edge ], [ %62, %if.else269.if.else531_crit_edge ]
  %shr288 = lshr i32 %internal_reg_offset210.0, 2
  %dpg_sram_curr_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %122 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %123, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %124 = ptrtoint ptr %123 to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 %shr288, ptr %123, align 4
  %125 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr294 = getelementptr i32, ptr %125, i32 1
  store ptr %incdec.ptr294, ptr %dpg_sram_curr_addr, align 8
  %126 = ptrtoint ptr %125 to i32
  call void @__asan_store4_noabort(i32 %126)
  store i32 %., ptr %125, align 4
  %127 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %arrayidx217, align 8
  %arrayidx541 = getelementptr i32, ptr %128, i32 1
  %129 = ptrtoint ptr %arrayidx541 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %arrayidx541, align 4
  %add542 = shl i32 %130, 2
  %shl543 = add i32 %add542, 544
  %and544 = and i32 %shl543, 1048572
  %131 = add nsw i32 %and544, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %131)
  %132 = icmp ult i32 %131, 9728
  %133 = add nsw i32 %and544, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %133)
  %134 = icmp ult i32 %133, 9728
  %135 = add nsw i32 %and544, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %135)
  %136 = icmp ult i32 %135, 1536
  br i1 %132, label %if.else531.if.else859_crit_edge, label %if.else585

if.else531.if.else859_crit_edge:                  ; preds = %if.else531
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else585:                                       ; preds = %if.else531
  %137 = add nsw i32 %and544, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %137)
  %138 = icmp ult i32 %137, 1536
  br i1 %138, label %if.then587, label %if.else591

if.then587:                                       ; preds = %if.else585
  call void @__sanitizer_cov_trace_pc() #9
  %add590 = add nuw nsw i32 %and544, 67584
  br label %if.else859

if.else591:                                       ; preds = %if.else585
  br i1 %134, label %if.else591.if.else859_crit_edge, label %if.else597

if.else591.if.else859_crit_edge:                  ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else597:                                       ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  %add602 = add nsw i32 %and544, -98304
  %spec.select17 = select i1 %136, i32 %add602, i32 %and544
  br label %if.else859

if.then626:                                       ; preds = %if.end525, %if.end435
  %139 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %virt, align 8
  %and629 = and i32 %140, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and629)
  %tobool630.not = icmp eq i32 %and629, 0
  br i1 %tobool630.not, label %if.then626.cond.false652_crit_edge, label %land.lhs.true631

if.then626.cond.false652_crit_edge:               ; preds = %if.then626
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true631:                                 ; preds = %if.then626
  %funcs634 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %141 = ptrtoint ptr %funcs634 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %funcs634, align 4
  %tobool635.not = icmp eq ptr %142, null
  br i1 %tobool635.not, label %land.lhs.true631.cond.false652_crit_edge, label %land.lhs.true636

land.lhs.true631.cond.false652_crit_edge:         ; preds = %land.lhs.true631
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true636:                                 ; preds = %land.lhs.true631
  %sriov_wreg640 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %142, i32 0, i32 12
  %143 = ptrtoint ptr %sriov_wreg640 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %sriov_wreg640, align 4
  %tobool641.not = icmp eq ptr %144, null
  br i1 %tobool641.not, label %land.lhs.true636.cond.false652_crit_edge, label %cond.true642

land.lhs.true636.cond.false652_crit_edge:         ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

cond.true642:                                     ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx649 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %145 = ptrtoint ptr %arrayidx649 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %arrayidx649, align 4
  %arrayidx650 = getelementptr i32, ptr %146, i32 1
  %147 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %arrayidx650, align 4
  %add651 = add i32 %148, 18
  tail call void %144(ptr noundef %adev, i32 noundef %add651, i32 noundef 1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end658

cond.false652:                                    ; preds = %land.lhs.true636.cond.false652_crit_edge, %land.lhs.true631.cond.false652_crit_edge, %if.then626.cond.false652_crit_edge
  %arrayidx655 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %149 = ptrtoint ptr %arrayidx655 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %arrayidx655, align 4
  %arrayidx656 = getelementptr i32, ptr %150, i32 1
  %151 = ptrtoint ptr %arrayidx656 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %arrayidx656, align 4
  %add657 = add i32 %152, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add657, i32 noundef 1, i32 noundef 0) #7
  br label %cond.end658

cond.end658:                                      ; preds = %cond.false652, %cond.true642
  %153 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %virt, align 8
  %and661 = and i32 %154, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and661)
  %tobool662.not = icmp eq i32 %and661, 0
  br i1 %tobool662.not, label %cond.end658.cond.false768_crit_edge, label %land.lhs.true663

cond.end658.cond.false768_crit_edge:              ; preds = %cond.end658
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true663:                                 ; preds = %cond.end658
  %funcs666 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %155 = ptrtoint ptr %funcs666 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %funcs666, align 4
  %tobool667.not = icmp eq ptr %156, null
  br i1 %tobool667.not, label %land.lhs.true663.cond.false768_crit_edge, label %land.lhs.true668

land.lhs.true663.cond.false768_crit_edge:         ; preds = %land.lhs.true663
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true668:                                 ; preds = %land.lhs.true663
  %sriov_wreg672 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %156, i32 0, i32 12
  %157 = ptrtoint ptr %sriov_wreg672 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %sriov_wreg672, align 4
  %tobool673.not = icmp eq ptr %158, null
  br i1 %tobool673.not, label %land.lhs.true668.cond.false768_crit_edge, label %cond.true674

land.lhs.true668.cond.false768_crit_edge:         ; preds = %land.lhs.true668
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

cond.true674:                                     ; preds = %land.lhs.true668
  %arrayidx680 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx681 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %159 = ptrtoint ptr %arrayidx681 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %arrayidx681, align 4
  %arrayidx682 = getelementptr i32, ptr %160, i32 1
  %161 = ptrtoint ptr %arrayidx682 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %arrayidx682, align 4
  %add683 = add i32 %162, 17
  %163 = ptrtoint ptr %arrayidx680 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %arrayidx680, align 8
  %arrayidx696 = getelementptr i32, ptr %164, i32 1
  %165 = ptrtoint ptr %arrayidx696 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load i32, ptr %arrayidx696, align 4
  %add697 = shl i32 %166, 2
  %shl698 = add i32 %add697, 560
  %and699 = and i32 %shl698, 1048572
  %167 = add nsw i32 %and699, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %167)
  %168 = icmp ult i32 %167, 9728
  %169 = add nsw i32 %and699, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %169)
  %170 = icmp ult i32 %169, 9728
  %171 = add nsw i32 %and699, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %171)
  %172 = icmp ult i32 %171, 1536
  br i1 %168, label %cond.true674.if.end763_crit_edge, label %if.else740

cond.true674.if.end763_crit_edge:                 ; preds = %cond.true674
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else740:                                       ; preds = %cond.true674
  %173 = add nsw i32 %and699, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %173)
  %174 = icmp ult i32 %173, 1536
  br i1 %174, label %if.then742, label %if.else746

if.then742:                                       ; preds = %if.else740
  call void @__sanitizer_cov_trace_pc() #9
  %add745 = add nuw nsw i32 %and699, 67584
  br label %if.end763

if.else746:                                       ; preds = %if.else740
  br i1 %170, label %if.else746.if.end763_crit_edge, label %if.else752

if.else746.if.end763_crit_edge:                   ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else752:                                       ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  %add757 = add nsw i32 %and699, -98304
  %spec.select18 = select i1 %172, i32 %add757, i32 %and699
  br label %if.end763

if.end763:                                        ; preds = %if.else752, %if.else746.if.end763_crit_edge, %if.then742, %cond.true674.if.end763_crit_edge
  %internal_reg_offset687.0 = phi i32 [ %add745, %if.then742 ], [ %spec.select18, %if.else752 ], [ %167, %cond.true674.if.end763_crit_edge ], [ %169, %if.else746.if.end763_crit_edge ]
  %175 = shl i32 %internal_reg_offset687.0, 14
  %shl766 = and i32 %175, -65536
  %or767 = or i32 %shl766, 1
  tail call void %158(ptr noundef %adev, i32 noundef %add683, i32 noundef %or767, i32 noundef 0, i32 noundef 16) #7
  br label %if.then954

cond.false768:                                    ; preds = %land.lhs.true668.cond.false768_crit_edge, %land.lhs.true663.cond.false768_crit_edge, %cond.end658.cond.false768_crit_edge
  %arrayidx770 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx771 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %176 = ptrtoint ptr %arrayidx771 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %arrayidx771, align 4
  %arrayidx772 = getelementptr i32, ptr %177, i32 1
  %178 = ptrtoint ptr %arrayidx772 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %arrayidx772, align 4
  %add773 = add i32 %179, 17
  %180 = ptrtoint ptr %arrayidx770 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %arrayidx770, align 8
  %arrayidx786 = getelementptr i32, ptr %181, i32 1
  %182 = ptrtoint ptr %arrayidx786 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %arrayidx786, align 4
  %add787 = shl i32 %183, 2
  %shl788 = add i32 %add787, 560
  %and789 = and i32 %shl788, 1048572
  %184 = add nsw i32 %and789, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %184)
  %185 = icmp ult i32 %184, 9728
  %186 = add nsw i32 %and789, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %186)
  %187 = icmp ult i32 %186, 9728
  %188 = add nsw i32 %and789, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %188)
  %189 = icmp ult i32 %188, 1536
  br i1 %185, label %cond.false768.if.end853_crit_edge, label %if.else830

cond.false768.if.end853_crit_edge:                ; preds = %cond.false768
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else830:                                       ; preds = %cond.false768
  %190 = add nsw i32 %and789, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %190)
  %191 = icmp ult i32 %190, 1536
  br i1 %191, label %if.then832, label %if.else836

if.then832:                                       ; preds = %if.else830
  call void @__sanitizer_cov_trace_pc() #9
  %add835 = add nuw nsw i32 %and789, 67584
  br label %if.end853

if.else836:                                       ; preds = %if.else830
  br i1 %187, label %if.else836.if.end853_crit_edge, label %if.else842

if.else836.if.end853_crit_edge:                   ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else842:                                       ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  %add847 = add nsw i32 %and789, -98304
  %spec.select19 = select i1 %189, i32 %add847, i32 %and789
  br label %if.end853

if.end853:                                        ; preds = %if.else842, %if.else836.if.end853_crit_edge, %if.then832, %cond.false768.if.end853_crit_edge
  %internal_reg_offset777.0 = phi i32 [ %add835, %if.then832 ], [ %spec.select19, %if.else842 ], [ %184, %cond.false768.if.end853_crit_edge ], [ %186, %if.else836.if.end853_crit_edge ]
  %192 = shl i32 %internal_reg_offset777.0, 14
  %shl856 = and i32 %192, -65536
  %or857 = or i32 %shl856, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add773, i32 noundef %or857, i32 noundef 0) #7
  br label %if.then954

if.else859:                                       ; preds = %if.else597, %if.else591.if.else859_crit_edge, %if.then587, %if.else531.if.else859_crit_edge
  %internal_reg_offset532.0 = phi i32 [ %add590, %if.then587 ], [ %spec.select17, %if.else597 ], [ %131, %if.else531.if.else859_crit_edge ], [ %133, %if.else591.if.else859_crit_edge ]
  %shr610 = lshr i32 %internal_reg_offset532.0, 2
  %193 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr615 = getelementptr i32, ptr %194, i32 1
  store ptr %incdec.ptr615, ptr %dpg_sram_curr_addr, align 8
  %195 = ptrtoint ptr %194 to i32
  call void @__asan_store4_noabort(i32 %195)
  store i32 %shr610, ptr %194, align 4
  %196 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr620 = getelementptr i32, ptr %196, i32 1
  store ptr %incdec.ptr620, ptr %dpg_sram_curr_addr, align 8
  %197 = ptrtoint ptr %196 to i32
  call void @__asan_store4_noabort(i32 %197)
  store i32 0, ptr %196, align 4
  %198 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %arrayidx217, align 8
  %arrayidx869 = getelementptr i32, ptr %199, i32 1
  %200 = ptrtoint ptr %arrayidx869 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %arrayidx869, align 4
  %add870 = shl i32 %201, 2
  %shl871 = add i32 %add870, 560
  %and872 = and i32 %shl871, 1048572
  %202 = add nsw i32 %and872, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %202)
  %203 = icmp ult i32 %202, 9728
  %204 = add nsw i32 %and872, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %204)
  %205 = icmp ult i32 %204, 9728
  %206 = add nsw i32 %and872, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %206)
  %207 = icmp ult i32 %206, 1536
  br i1 %203, label %if.else859.if.else1187_crit_edge, label %if.else913

if.else859.if.else1187_crit_edge:                 ; preds = %if.else859
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else913:                                       ; preds = %if.else859
  %208 = add nsw i32 %and872, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %208)
  %209 = icmp ult i32 %208, 1536
  br i1 %209, label %if.then915, label %if.else919

if.then915:                                       ; preds = %if.else913
  call void @__sanitizer_cov_trace_pc() #9
  %add918 = add nuw nsw i32 %and872, 67584
  br label %if.else1187

if.else919:                                       ; preds = %if.else913
  br i1 %205, label %if.else919.if.else1187_crit_edge, label %if.else925

if.else919.if.else1187_crit_edge:                 ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else925:                                       ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  %add930 = add nsw i32 %and872, -98304
  %spec.select20 = select i1 %207, i32 %add930, i32 %and872
  br label %if.else1187

if.then954:                                       ; preds = %if.end853, %if.end763
  %210 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %virt, align 8
  %and957 = and i32 %211, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and957)
  %tobool958.not = icmp eq i32 %and957, 0
  br i1 %tobool958.not, label %if.then954.cond.false980_crit_edge, label %land.lhs.true959

if.then954.cond.false980_crit_edge:               ; preds = %if.then954
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true959:                                 ; preds = %if.then954
  %funcs962 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %212 = ptrtoint ptr %funcs962 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %funcs962, align 4
  %tobool963.not = icmp eq ptr %213, null
  br i1 %tobool963.not, label %land.lhs.true959.cond.false980_crit_edge, label %land.lhs.true964

land.lhs.true959.cond.false980_crit_edge:         ; preds = %land.lhs.true959
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true964:                                 ; preds = %land.lhs.true959
  %sriov_wreg968 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %213, i32 0, i32 12
  %214 = ptrtoint ptr %sriov_wreg968 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %sriov_wreg968, align 4
  %tobool969.not = icmp eq ptr %215, null
  br i1 %tobool969.not, label %land.lhs.true964.cond.false980_crit_edge, label %cond.true970

land.lhs.true964.cond.false980_crit_edge:         ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

cond.true970:                                     ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx977 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %216 = ptrtoint ptr %arrayidx977 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %arrayidx977, align 4
  %arrayidx978 = getelementptr i32, ptr %217, i32 1
  %218 = ptrtoint ptr %arrayidx978 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %arrayidx978, align 4
  %add979 = add i32 %219, 18
  tail call void %215(ptr noundef %adev, i32 noundef %add979, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end986

cond.false980:                                    ; preds = %land.lhs.true964.cond.false980_crit_edge, %land.lhs.true959.cond.false980_crit_edge, %if.then954.cond.false980_crit_edge
  %arrayidx983 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %220 = ptrtoint ptr %arrayidx983 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %arrayidx983, align 4
  %arrayidx984 = getelementptr i32, ptr %221, i32 1
  %222 = ptrtoint ptr %arrayidx984 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %arrayidx984, align 4
  %add985 = add i32 %223, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add985, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end986

cond.end986:                                      ; preds = %cond.false980, %cond.true970
  %224 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %virt, align 8
  %and989 = and i32 %225, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and989)
  %tobool990.not = icmp eq i32 %and989, 0
  br i1 %tobool990.not, label %cond.end986.cond.false1096_crit_edge, label %land.lhs.true991

cond.end986.cond.false1096_crit_edge:             ; preds = %cond.end986
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true991:                                 ; preds = %cond.end986
  %funcs994 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %226 = ptrtoint ptr %funcs994 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %funcs994, align 4
  %tobool995.not = icmp eq ptr %227, null
  br i1 %tobool995.not, label %land.lhs.true991.cond.false1096_crit_edge, label %land.lhs.true996

land.lhs.true991.cond.false1096_crit_edge:        ; preds = %land.lhs.true991
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true996:                                 ; preds = %land.lhs.true991
  %sriov_wreg1000 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %227, i32 0, i32 12
  %228 = ptrtoint ptr %sriov_wreg1000 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %sriov_wreg1000, align 4
  %tobool1001.not = icmp eq ptr %229, null
  br i1 %tobool1001.not, label %land.lhs.true996.cond.false1096_crit_edge, label %cond.true1002

land.lhs.true996.cond.false1096_crit_edge:        ; preds = %land.lhs.true996
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

cond.true1002:                                    ; preds = %land.lhs.true996
  %arrayidx1008 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx1009 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %230 = ptrtoint ptr %arrayidx1009 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %arrayidx1009, align 4
  %arrayidx1010 = getelementptr i32, ptr %231, i32 1
  %232 = ptrtoint ptr %arrayidx1010 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %arrayidx1010, align 4
  %add1011 = add i32 %233, 17
  %234 = ptrtoint ptr %arrayidx1008 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %arrayidx1008, align 8
  %arrayidx1024 = getelementptr i32, ptr %235, i32 1
  %236 = ptrtoint ptr %arrayidx1024 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load i32, ptr %arrayidx1024, align 4
  %add1025 = shl i32 %237, 2
  %shl1026 = add i32 %add1025, 568
  %and1027 = and i32 %shl1026, 1048572
  %238 = add nsw i32 %and1027, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %238)
  %239 = icmp ult i32 %238, 9728
  %240 = add nsw i32 %and1027, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %240)
  %241 = icmp ult i32 %240, 9728
  %242 = add nsw i32 %and1027, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %242)
  %243 = icmp ult i32 %242, 1536
  br i1 %239, label %cond.true1002.if.end1091_crit_edge, label %if.else1068

cond.true1002.if.end1091_crit_edge:               ; preds = %cond.true1002
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1068:                                      ; preds = %cond.true1002
  %244 = add nsw i32 %and1027, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %244)
  %245 = icmp ult i32 %244, 1536
  br i1 %245, label %if.then1070, label %if.else1074

if.then1070:                                      ; preds = %if.else1068
  call void @__sanitizer_cov_trace_pc() #9
  %add1073 = add nuw nsw i32 %and1027, 67584
  br label %if.end1091

if.else1074:                                      ; preds = %if.else1068
  br i1 %241, label %if.else1074.if.end1091_crit_edge, label %if.else1080

if.else1074.if.end1091_crit_edge:                 ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1080:                                      ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  %add1085 = add nsw i32 %and1027, -98304
  %spec.select21 = select i1 %243, i32 %add1085, i32 %and1027
  br label %if.end1091

if.end1091:                                       ; preds = %if.else1080, %if.else1074.if.end1091_crit_edge, %if.then1070, %cond.true1002.if.end1091_crit_edge
  %internal_reg_offset1015.0 = phi i32 [ %add1073, %if.then1070 ], [ %spec.select21, %if.else1080 ], [ %238, %cond.true1002.if.end1091_crit_edge ], [ %240, %if.else1074.if.end1091_crit_edge ]
  %246 = shl i32 %internal_reg_offset1015.0, 14
  %shl1094 = and i32 %246, -65536
  %or1095 = or i32 %shl1094, 1
  tail call void %229(ptr noundef %adev, i32 noundef %add1011, i32 noundef %or1095, i32 noundef 0, i32 noundef 16) #7
  br label %do.end1279

cond.false1096:                                   ; preds = %land.lhs.true996.cond.false1096_crit_edge, %land.lhs.true991.cond.false1096_crit_edge, %cond.end986.cond.false1096_crit_edge
  %arrayidx1098 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %arrayidx1099 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %247 = ptrtoint ptr %arrayidx1099 to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %arrayidx1099, align 4
  %arrayidx1100 = getelementptr i32, ptr %248, i32 1
  %249 = ptrtoint ptr %arrayidx1100 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %arrayidx1100, align 4
  %add1101 = add i32 %250, 17
  %251 = ptrtoint ptr %arrayidx1098 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load ptr, ptr %arrayidx1098, align 8
  %arrayidx1114 = getelementptr i32, ptr %252, i32 1
  %253 = ptrtoint ptr %arrayidx1114 to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %arrayidx1114, align 4
  %add1115 = shl i32 %254, 2
  %shl1116 = add i32 %add1115, 568
  %and1117 = and i32 %shl1116, 1048572
  %255 = add nsw i32 %and1117, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %255)
  %256 = icmp ult i32 %255, 9728
  %257 = add nsw i32 %and1117, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %257)
  %258 = icmp ult i32 %257, 9728
  %259 = add nsw i32 %and1117, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %259)
  %260 = icmp ult i32 %259, 1536
  br i1 %256, label %cond.false1096.if.end1181_crit_edge, label %if.else1158

cond.false1096.if.end1181_crit_edge:              ; preds = %cond.false1096
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1158:                                      ; preds = %cond.false1096
  %261 = add nsw i32 %and1117, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %261)
  %262 = icmp ult i32 %261, 1536
  br i1 %262, label %if.then1160, label %if.else1164

if.then1160:                                      ; preds = %if.else1158
  call void @__sanitizer_cov_trace_pc() #9
  %add1163 = add nuw nsw i32 %and1117, 67584
  br label %if.end1181

if.else1164:                                      ; preds = %if.else1158
  br i1 %258, label %if.else1164.if.end1181_crit_edge, label %if.else1170

if.else1164.if.end1181_crit_edge:                 ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1170:                                      ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  %add1175 = add nsw i32 %and1117, -98304
  %spec.select22 = select i1 %260, i32 %add1175, i32 %and1117
  br label %if.end1181

if.end1181:                                       ; preds = %if.else1170, %if.else1164.if.end1181_crit_edge, %if.then1160, %cond.false1096.if.end1181_crit_edge
  %internal_reg_offset1105.0 = phi i32 [ %add1163, %if.then1160 ], [ %spec.select22, %if.else1170 ], [ %255, %cond.false1096.if.end1181_crit_edge ], [ %257, %if.else1164.if.end1181_crit_edge ]
  %263 = shl i32 %internal_reg_offset1105.0, 14
  %shl1184 = and i32 %263, -65536
  %or1185 = or i32 %shl1184, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1101, i32 noundef %or1185, i32 noundef 0) #7
  br label %do.end1279

if.else1187:                                      ; preds = %if.else925, %if.else919.if.else1187_crit_edge, %if.then915, %if.else859.if.else1187_crit_edge
  %internal_reg_offset860.0 = phi i32 [ %add918, %if.then915 ], [ %spec.select20, %if.else925 ], [ %202, %if.else859.if.else1187_crit_edge ], [ %204, %if.else919.if.else1187_crit_edge ]
  %shr938 = lshr i32 %internal_reg_offset860.0, 2
  %264 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr943 = getelementptr i32, ptr %265, i32 1
  store ptr %incdec.ptr943, ptr %dpg_sram_curr_addr, align 8
  %266 = ptrtoint ptr %265 to i32
  call void @__asan_store4_noabort(i32 %266)
  store i32 %shr938, ptr %265, align 4
  %267 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr948 = getelementptr i32, ptr %267, i32 1
  store ptr %incdec.ptr948, ptr %dpg_sram_curr_addr, align 8
  %268 = ptrtoint ptr %267 to i32
  call void @__asan_store4_noabort(i32 %268)
  store i32 1, ptr %267, align 4
  %269 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %arrayidx217, align 8
  %arrayidx1197 = getelementptr i32, ptr %270, i32 1
  %271 = ptrtoint ptr %arrayidx1197 to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %arrayidx1197, align 4
  %add1198 = shl i32 %272, 2
  %shl1199 = add i32 %add1198, 568
  %and1200 = and i32 %shl1199, 1048572
  %273 = add nsw i32 %and1200, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %273)
  %274 = icmp ult i32 %273, 9728
  %275 = add nsw i32 %and1200, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %275)
  %276 = icmp ult i32 %275, 9728
  %277 = add nsw i32 %and1200, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %277)
  %278 = icmp ult i32 %277, 1536
  br i1 %274, label %if.else1187.if.end1264_crit_edge, label %if.else1241

if.else1187.if.end1264_crit_edge:                 ; preds = %if.else1187
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1241:                                      ; preds = %if.else1187
  %279 = add nsw i32 %and1200, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %279)
  %280 = icmp ult i32 %279, 1536
  br i1 %280, label %if.then1243, label %if.else1247

if.then1243:                                      ; preds = %if.else1241
  call void @__sanitizer_cov_trace_pc() #9
  %add1246 = add nuw nsw i32 %and1200, 67584
  br label %if.end1264

if.else1247:                                      ; preds = %if.else1241
  br i1 %276, label %if.else1247.if.end1264_crit_edge, label %if.else1253

if.else1247.if.end1264_crit_edge:                 ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1253:                                      ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  %add1258 = add nsw i32 %and1200, -98304
  %spec.select23 = select i1 %278, i32 %add1258, i32 %and1200
  br label %if.end1264

if.end1264:                                       ; preds = %if.else1253, %if.else1247.if.end1264_crit_edge, %if.then1243, %if.else1187.if.end1264_crit_edge
  %internal_reg_offset1188.0 = phi i32 [ %add1246, %if.then1243 ], [ %spec.select23, %if.else1253 ], [ %273, %if.else1187.if.end1264_crit_edge ], [ %275, %if.else1247.if.end1264_crit_edge ]
  %shr1266 = lshr i32 %internal_reg_offset1188.0, 2
  %281 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1271 = getelementptr i32, ptr %282, i32 1
  store ptr %incdec.ptr1271, ptr %dpg_sram_curr_addr, align 8
  %283 = ptrtoint ptr %282 to i32
  call void @__asan_store4_noabort(i32 %283)
  store i32 %shr1266, ptr %282, align 4
  %284 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1276 = getelementptr i32, ptr %284, i32 1
  store ptr %incdec.ptr1276, ptr %dpg_sram_curr_addr, align 8
  %285 = ptrtoint ptr %284 to i32
  call void @__asan_store4_noabort(i32 %285)
  store i32 0, ptr %284, align 4
  br label %do.end1279

do.end1279:                                       ; preds = %if.end1264, %if.end1181, %if.end1091
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @psp_update_vcn_sram(ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.fshl.i64(i64, i64, i64) #6

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 65)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 65)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !11, !12, !13, !14, !16, !18, !20, !21, !22, !23, !25, !27, !29, !31, !33, !35, !37, !39, !41, !43, !45, !46, !47, !48, !49, !51, !52, !53, !55, !56, !58, !59, !61, !62, !63, !64, !65, !66, !68, !69, !70, !71, !72, !73, !75, !76, !77, !78, !80, !81, !82, !83, !85, !86, !87, !89, !90, !91, !93, !94, !96, !97, !98, !100, !101, !102, !104, !105, !106, !108, !109, !110, !112, !113, !115, !117, !119}
!llvm.module.flags = !{!121, !122, !123, !124, !125, !126, !127, !128}
!llvm.ident = !{!129}

!0 = !{ptr @vcn_v2_5_ip_block, !1, !"vcn_v2_5_ip_block", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1913, i32 38}
!2 = !{ptr @vcn_v2_6_ip_block, !3, !"vcn_v2_6_ip_block", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1922, i32 38}
!4 = !{ptr @.str, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1874, i32 10}
!6 = !{ptr @vcn_v2_5_ip_funcs, !7, !"vcn_v2_5_ip_funcs", i1 false, i1 false}
!7 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1873, i32 34}
!8 = !{ptr @.str.1, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1713, i32 3}
!10 = !{ptr @.str.2, !9, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.3, !9, !"<string literal>", i1 false, i1 false}
!12 = !{ptr @vcn_v2_5_set_dec_ring_funcs._entry, !9, !"_entry", i1 false, i1 false}
!13 = !{ptr @vcn_v2_5_set_dec_ring_funcs._entry_ptr, !9, !"_entry_ptr", i1 false, i1 false}
!14 = !{ptr @vcn_v2_5_dec_ring_vm_funcs, !15, !"vcn_v2_5_dec_ring_vm_funcs", i1 false, i1 false}
!15 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1512, i32 39}
!16 = !{ptr @vcn_v2_6_dec_ring_vm_funcs, !17, !"vcn_v2_6_dec_ring_vm_funcs", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1542, i32 39}
!18 = !{ptr @.str.4, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1731, i32 3}
!20 = !{ptr @.str.5, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @vcn_v2_5_set_enc_ring_funcs._entry, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @vcn_v2_5_set_enc_ring_funcs._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @vcn_v2_5_enc_ring_vm_funcs, !24, !"vcn_v2_5_enc_ring_vm_funcs", i1 false, i1 false}
!24 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1641, i32 39}
!25 = !{ptr @vcn_v2_6_enc_ring_vm_funcs, !26, !"vcn_v2_6_enc_ring_vm_funcs", i1 false, i1 false}
!26 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1671, i32 39}
!27 = !{ptr @vcn_v2_5_irq_funcs, !28, !"vcn_v2_5_irq_funcs", i1 false, i1 false}
!28 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1856, i32 42}
!29 = !{ptr @.str.6, !30, !"<string literal>", i1 false, i1 false}
!30 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1831, i32 3}
!31 = !{ptr @.str.7, !32, !"<string literal>", i1 false, i1 false}
!32 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1835, i32 2}
!33 = !{ptr @.str.8, !34, !"<string literal>", i1 false, i1 false}
!34 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1848, i32 3}
!35 = !{ptr @.str.9, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 176, i32 23}
!37 = !{ptr @.str.10, !38, !"<string literal>", i1 false, i1 false}
!38 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 191, i32 24}
!39 = !{ptr @amdgpu_ih_clientid_vcns, !40, !"amdgpu_ih_clientid_vcns", i1 false, i1 false}
!40 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 63, i32 12}
!41 = !{ptr @.str.11, !42, !"<string literal>", i1 false, i1 false}
!42 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1396, i32 3}
!43 = !{ptr @.str.12, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1402, i32 15}
!45 = !{ptr @.str.13, !44, !"<string literal>", i1 false, i1 false}
!46 = !{ptr @vcn_v2_5_pause_dpg_mode._entry, !44, !"_entry", i1 false, i1 false}
!47 = !{ptr @vcn_v2_5_pause_dpg_mode._entry_ptr, !44, !"_entry_ptr", i1 false, i1 false}
!48 = !{ptr @.str.14, !44, !"<string literal>", i1 false, i1 false}
!49 = !{ptr @vcn_v2_5_pause_dpg_mode._entry.15, !50, !"_entry", i1 false, i1 false}
!50 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1413, i32 5}
!51 = !{ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.16, !50, !"_entry_ptr", i1 false, i1 false}
!52 = !{ptr @.str.17, !50, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @vcn_v2_5_pause_dpg_mode._entry.18, !54, !"_entry", i1 false, i1 false}
!54 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1447, i32 5}
!55 = !{ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.19, !54, !"_entry_ptr", i1 false, i1 false}
!56 = !{ptr @vcn_v2_5_pause_dpg_mode._entry.20, !57, !"_entry", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1453, i32 4}
!58 = !{ptr @vcn_v2_5_pause_dpg_mode._entry_ptr.21, !57, !"_entry_ptr", i1 false, i1 false}
!59 = !{ptr @.str.22, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 298, i32 3}
!61 = !{ptr @.str.23, !60, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @vcn_v2_5_hw_init._entry, !60, !"_entry", i1 false, i1 false}
!63 = !{ptr @vcn_v2_5_hw_init._entry_ptr, !60, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @.str.24, !60, !"<string literal>", i1 false, i1 false}
!65 = !{ptr @.str.25, !60, !"<string literal>", i1 false, i1 false}
!66 = !{ptr @.str.26, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1142, i32 3}
!68 = !{ptr @.str.27, !67, !"<string literal>", i1 false, i1 false}
!69 = !{ptr @.str.28, !67, !"<string literal>", i1 false, i1 false}
!70 = !{ptr @.str.29, !67, !"<string literal>", i1 false, i1 false}
!71 = !{ptr @vcn_v2_5_mmsch_start._entry, !67, !"_entry", i1 false, i1 false}
!72 = !{ptr @vcn_v2_5_mmsch_start._entry_ptr, !67, !"_entry_ptr", i1 false, i1 false}
!73 = !{ptr @.str.30, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1757, i32 9}
!75 = !{ptr @vcn_v2_5_wait_for_idle._entry, !74, !"_entry", i1 false, i1 false}
!76 = !{ptr @vcn_v2_5_wait_for_idle._entry_ptr, !74, !"_entry_ptr", i1 false, i1 false}
!77 = !{ptr @.str.31, !74, !"<string literal>", i1 false, i1 false}
!78 = !{ptr @.str.32, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 580, i32 3}
!80 = !{ptr @vcn_v2_5_disable_clock_gating._entry, !79, !"_entry", i1 false, i1 false}
!81 = !{ptr @vcn_v2_5_disable_clock_gating._entry_ptr, !79, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.33, !79, !"<string literal>", i1 false, i1 false}
!83 = !{ptr @.str.34, !84, !"<string literal>", i1 false, i1 false}
!84 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1333, i32 7}
!85 = !{ptr @vcn_v2_5_stop._entry, !84, !"_entry", i1 false, i1 false}
!86 = !{ptr @vcn_v2_5_stop._entry_ptr, !84, !"_entry_ptr", i1 false, i1 false}
!87 = !{ptr @vcn_v2_5_stop._entry.35, !88, !"_entry", i1 false, i1 false}
!88 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1341, i32 7}
!89 = !{ptr @vcn_v2_5_stop._entry_ptr.36, !88, !"_entry_ptr", i1 false, i1 false}
!90 = !{ptr @.str.37, !88, !"<string literal>", i1 false, i1 false}
!91 = !{ptr @vcn_v2_5_stop._entry.38, !92, !"_entry", i1 false, i1 false}
!92 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1352, i32 7}
!93 = !{ptr @vcn_v2_5_stop._entry_ptr.39, !92, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.40, !95, !"<string literal>", i1 false, i1 false}
!95 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1296, i32 2}
!96 = !{ptr @vcn_v2_5_stop_dpg_mode._entry, !95, !"_entry", i1 false, i1 false}
!97 = !{ptr @vcn_v2_5_stop_dpg_mode._entry_ptr, !95, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @vcn_v2_5_stop_dpg_mode._entry.41, !99, !"_entry", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1301, i32 2}
!100 = !{ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.42, !99, !"_entry_ptr", i1 false, i1 false}
!101 = !{ptr @.str.43, !99, !"<string literal>", i1 false, i1 false}
!102 = !{ptr @vcn_v2_5_stop_dpg_mode._entry.44, !103, !"_entry", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1304, i32 2}
!104 = !{ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.45, !103, !"_entry_ptr", i1 false, i1 false}
!105 = !{ptr @.str.46, !103, !"<string literal>", i1 false, i1 false}
!106 = !{ptr @vcn_v2_5_stop_dpg_mode._entry.47, !107, !"_entry", i1 false, i1 false}
!107 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1307, i32 2}
!108 = !{ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.48, !107, !"_entry_ptr", i1 false, i1 false}
!109 = !{ptr @.str.49, !107, !"<string literal>", i1 false, i1 false}
!110 = !{ptr @vcn_v2_5_stop_dpg_mode._entry.50, !111, !"_entry", i1 false, i1 false}
!111 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1309, i32 2}
!112 = !{ptr @vcn_v2_5_stop_dpg_mode._entry_ptr.51, !111, !"_entry_ptr", i1 false, i1 false}
!113 = !{ptr @.str.52, !114, !"<string literal>", i1 false, i1 false}
!114 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1020, i32 4}
!115 = !{ptr @.str.53, !116, !"<string literal>", i1 false, i1 false}
!116 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1033, i32 4}
!117 = !{ptr @.str.54, !118, !"<string literal>", i1 false, i1 false}
!118 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1894, i32 17}
!119 = !{ptr @vcn_v2_6_ip_funcs, !120, !"vcn_v2_6_ip_funcs", i1 false, i1 false}
!120 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c", i32 1893, i32 34}
!121 = !{i32 1, !"wchar_size", i32 2}
!122 = !{i32 1, !"min_enum_size", i32 4}
!123 = !{i32 8, !"branch-target-enforcement", i32 0}
!124 = !{i32 8, !"sign-return-address", i32 0}
!125 = !{i32 8, !"sign-return-address-all", i32 0}
!126 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!127 = !{i32 7, !"uwtable", i32 1}
!128 = !{i32 7, !"frame-pointer", i32 2}
!129 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!130 = !{!"auto-init"}
!131 = !{i32 0, i32 33}
!132 = !{i8 0, i8 2}
