strict digraph "" {
	node [label="\N"];
	"181:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe536c99550>",
		def_var="['start_bit']",
		fillcolor=deepskyblue,
		label="181:AS
start_bit = bit[7:0] == 8'b00000001;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit']"];
}
