Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr  4 15:31:19 2019
| Host         : DESKTOP-NL9J8SI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BoardMap_timing_summary_routed.rpt -rpx BoardMap_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardMap
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: lc/clkd/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.534        0.000                      0                   83        0.252        0.000                      0                   83        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.534        0.000                      0                   83        0.252        0.000                      0                   83        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.231ns (37.309%)  route 3.749ns (62.691%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.852    11.056    lc/clkd/clear
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    lc/clkd/clk
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[10]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    lc/clkd/clkq_reg[10]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.231ns (37.309%)  route 3.749ns (62.691%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.852    11.056    lc/clkd/clear
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    lc/clkd/clk
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[11]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    lc/clkd/clkq_reg[11]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.231ns (37.309%)  route 3.749ns (62.691%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.852    11.056    lc/clkd/clear
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    lc/clkd/clk
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[8]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    lc/clkd/clkq_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.231ns (37.309%)  route 3.749ns (62.691%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.852    11.056    lc/clkd/clear
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    lc/clkd/clk
    SLICE_X35Y34         FDRE                                         r  lc/clkd/clkq_reg[9]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    lc/clkd/clkq_reg[9]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.231ns (37.893%)  route 3.657ns (62.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.760    10.964    lc/clkd/clear
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    lc/clkd/clk
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[12]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y35         FDRE (Setup_fdre_C_R)       -0.429    14.591    lc/clkd/clkq_reg[12]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.231ns (37.893%)  route 3.657ns (62.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.760    10.964    lc/clkd/clear
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    lc/clkd/clk
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[13]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y35         FDRE (Setup_fdre_C_R)       -0.429    14.591    lc/clkd/clkq_reg[13]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.231ns (37.893%)  route 3.657ns (62.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.760    10.964    lc/clkd/clear
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    lc/clkd/clk
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[14]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y35         FDRE (Setup_fdre_C_R)       -0.429    14.591    lc/clkd/clkq_reg[14]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.231ns (37.893%)  route 3.657ns (62.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.760    10.964    lc/clkd/clear
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    lc/clkd/clk
    SLICE_X35Y35         FDRE                                         r  lc/clkd/clkq_reg[15]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y35         FDRE (Setup_fdre_C_R)       -0.429    14.591    lc/clkd/clkq_reg[15]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 2.231ns (37.936%)  route 3.650ns (62.064%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.753    10.957    lc/clkd/clear
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.436    14.777    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[0]/C
                         clock pessimism              0.299    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.429    14.612    lc/clkd/clkq_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 lc/clkd/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/clkd/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 2.231ns (37.936%)  route 3.650ns (62.064%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.555     5.076    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  lc/clkd/clkq_reg[2]/Q
                         net (fo=2, routed)           0.487     6.019    lc/clkd/clkq_reg[2]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.676 r  lc/clkd/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.676    lc/clkd/clkq_reg[0]_i_16_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  lc/clkd/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.793    lc/clkd/clkq_reg[0]_i_15_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.116 r  lc/clkd/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.819     7.935    lc/clkd/p_0_in[10]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.241 r  lc/clkd/clkq[0]_i_14/O
                         net (fo=1, routed)           0.634     8.875    lc/clkd/clkq[0]_i_14_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.999 r  lc/clkd/clkq[0]_i_10/O
                         net (fo=1, routed)           0.402     9.401    lc/clkd/clkq[0]_i_10_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.525 r  lc/clkd/clkq[0]_i_7/O
                         net (fo=2, routed)           0.555    10.080    lc/clkd/clkq[0]_i_7_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  lc/clkd/clkq[0]_i_1/O
                         net (fo=32, routed)          0.753    10.957    lc/clkd/clear
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.436    14.777    lc/clkd/clk
    SLICE_X35Y32         FDRE                                         r  lc/clkd/clkq_reg[1]/C
                         clock pessimism              0.299    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.429    14.612    lc/clkd/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.682    lc/disp/q_reg_reg_n_0_[11]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  lc/disp/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    lc/disp/q_reg_reg[8]_i_1_n_4
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[11]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  lc/disp/q_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.683    lc/disp/q_reg_reg_n_0_[15]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  lc/disp/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    lc/disp/q_reg_reg[12]_i_1_n_4
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.539    lc/disp/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    lc/disp/clk
    SLICE_X41Y23         FDCE                                         r  lc/disp/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  lc/disp/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.683    lc/disp/q_reg_reg_n_0_[3]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  lc/disp/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    lc/disp/q_reg_reg[0]_i_1_n_4
    SLICE_X41Y23         FDCE                                         r  lc/disp/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    lc/disp/clk
    SLICE_X41Y23         FDCE                                         r  lc/disp/q_reg_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.105     1.539    lc/disp/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.682    lc/disp/q_reg_reg_n_0_[7]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  lc/disp/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    lc/disp/q_reg_reg[4]_i_1_n_4
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[7]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.679    lc/disp/q_reg_reg_n_0_[4]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.794 r  lc/disp/q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.794    lc/disp/q_reg_reg[4]_i_1_n_7
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[4]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.679    lc/disp/q_reg_reg_n_0_[8]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.794 r  lc/disp/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.794    lc/disp/q_reg_reg[8]_i_1_n_7
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[8]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  lc/disp/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.680    lc/disp/q_reg_reg_n_0_[12]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  lc/disp/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    lc/disp/q_reg_reg[12]_i_1_n_7
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[12]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.539    lc/disp/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.684    lc/disp/q_reg_reg_n_0_[10]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  lc/disp/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.795    lc/disp/q_reg_reg[8]_i_1_n_5
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y25         FDCE                                         r  lc/disp/q_reg_reg[10]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.550     1.433    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  lc/disp/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.109     1.684    lc/disp/q_reg_reg_n_0_[6]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  lc/disp/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.795    lc/disp/q_reg_reg[4]_i_1_n_5
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    lc/disp/clk
    SLICE_X41Y24         FDCE                                         r  lc/disp/q_reg_reg[6]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.105     1.538    lc/disp/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lc/disp/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lc/disp/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  lc/disp/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.685    lc/disp/q_reg_reg_n_0_[14]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.796 r  lc/disp/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.796    lc/disp/q_reg_reg[12]_i_1_n_5
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    lc/disp/clk
    SLICE_X41Y26         FDCE                                         r  lc/disp/q_reg_reg[14]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.539    lc/disp/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   lc/clkd/clkq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   lc/clkd/clkq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   lc/clkd/clkq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   lc/clkd/clkq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   lc/clkd/clkq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   lc/clkd/clkq_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   lc/clkd/clkq_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   lc/clkd/clkq_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   lc/clkd/clkq_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   lc/disp/q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   lc/disp/q_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   lc/disp/q_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   lc/clkd/clkq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   lc/clkd/clkq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   lc/clkd/clkq_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   lc/clkd/clkq_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   lc/clkd/clkq_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   lc/clkd/clkq_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   lc/clkd/clkq_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   lc/clkd/clkq_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   lc/clkd/clkq_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   lc/clkd/clkq_reg[27]/C



