# MIPS-processor

Implementing MIPS processor that performs and, or, add, subtract operations in verilog.
Simulating the output across 4 clock cycles each cycle for 1 operation.
