

================================================================
== Report Version
================================================================
* Tool:          AutoESL - High-Level Synthesis System (C, C++, SystemC)
* Version:       2012.1
* Build date:    Tue May 08 18:26:27 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  NO_BLOCKING
* Solution: solution1
* Date:     Wed Oct  3 13:08:50 2012



================================================================
== User Assignments
================================================================
* Product Family:           virtex6 virtex6_fpv6 
* Part:                     xc6vlx240t:ff1156:-1
* Top Model name:           distance_squared
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   1.25


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 7.57
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    265
    * Average-case latency: 265
    * Worst-case latency:   265
+ Summary of loop latency (clock cycles): 
    + dimension_loop: 
        * Trip count:     200
        * Latency:        221
        * Pipeline II:    1
        * Pipeline depth: 23


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc6vlx240t:ff1156:-1)
+---+-----------------+-----+-------+--------+--------+-------+
| ID|             Name| BRAM| DSP48E|      FF|     LUT|  SLICE|
+---+-----------------+-----+-------+--------+--------+-------+
|  0|        Component|    -|      -|       -|       -|      -|
|  1|       Expression|    -|      -|       -|       -|      -|
|  2|             FIFO|    -|      -|       -|       -|      -|
|  3|           Memory|    -|      -|       -|       -|      -|
|  4|      Multiplexer|    -|      -|       -|       -|      -|
|  5|         Register|    -|      -|       -|       -|      -|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|            Total|    0|      0|       0|       0|      0|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|        Available|  832|    768|  301440|  150720|  37680|
+---+-----------------+-----+-------+--------+--------+-------+
|  -|  Utilization (%)|    0|      0|       0|       0|      0|
+---+-----------------+-----+-------+--------+--------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+
| ID|         Name|
+---+-------------+
|  0|    Component|
|  1|   Expression|
|  2|         FIFO|
|  3|       Memory|
|  4|  Multiplexer|
|  5|     Register|
+---+-------------+
|  -|        Total|
+---+-------------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|     0|
+---+--------------+------+
|  -|         Total|     0|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 66
* Pipeline: 1
  Pipeline-0: II = 1, D = 23, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	28  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	5  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: sum_of_squares_split [1/1] 0.00ns
entry:0  %sum_of_squares_split = alloca [8 x double], align 8 ; <[8 x double]*> [#uses=9]

ST_1: sum_of_squares_split_addr [1/1] 0.00ns
entry:25  %sum_of_squares_split_addr = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 0 ; <double*> [#uses=2]

ST_1: stg_69 [1/1] 2.39ns
entry:26  store double 0.000000e+00, double* %sum_of_squares_split_addr, align 8

ST_1: sum_of_squares_split_addr_1 [1/1] 0.00ns
entry:27  %sum_of_squares_split_addr_1 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 1 ; <double*> [#uses=2]

ST_1: stg_71 [1/1] 2.39ns
entry:28  store double 0.000000e+00, double* %sum_of_squares_split_addr_1, align 8


 <State 2>: 2.39ns
ST_2: sum_of_squares_split_addr_2 [1/1] 0.00ns
entry:29  %sum_of_squares_split_addr_2 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 2 ; <double*> [#uses=2]

ST_2: stg_73 [1/1] 2.39ns
entry:30  store double 0.000000e+00, double* %sum_of_squares_split_addr_2, align 8

ST_2: sum_of_squares_split_addr_3 [1/1] 0.00ns
entry:31  %sum_of_squares_split_addr_3 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 3 ; <double*> [#uses=2]

ST_2: stg_75 [1/1] 2.39ns
entry:32  store double 0.000000e+00, double* %sum_of_squares_split_addr_3, align 8


 <State 3>: 2.39ns
ST_3: sum_of_squares_split_addr_4 [1/1] 0.00ns
entry:33  %sum_of_squares_split_addr_4 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 4 ; <double*> [#uses=2]

ST_3: stg_77 [1/1] 2.39ns
entry:34  store double 0.000000e+00, double* %sum_of_squares_split_addr_4, align 8

ST_3: sum_of_squares_split_addr_5 [1/1] 0.00ns
entry:35  %sum_of_squares_split_addr_5 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 5 ; <double*> [#uses=2]

ST_3: stg_79 [1/1] 2.39ns
entry:36  store double 0.000000e+00, double* %sum_of_squares_split_addr_5, align 8


 <State 4>: 2.39ns
ST_4: stg_80 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str7, [1 x i8]* @p_str8) nounwind

ST_4: tmp [1/1] 0.00ns
entry:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9) nounwind ; <i32> [#uses=1]

ST_4: stg_82 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecWire(double* %sum, [8 x i8]* @p_str10, [1 x i8]* @p_str8) nounwind

ST_4: empty [1/1] 0.00ns
entry:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp) nounwind ; <i32> [#uses=0]

ST_4: tmp_4 [1/1] 0.00ns
entry:5  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11) nounwind ; <i32> [#uses=1]

ST_4: stg_85 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str8, [10 x i8]* @p_str12, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [66 x i8]* @p_str13, [24 x i8]* @p_str14) nounwind

ST_4: empty_3 [1/1] 0.00ns
entry:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_4) nounwind ; <i32> [#uses=0]

ST_4: tmp_5 [1/1] 0.00ns
entry:8  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15) nounwind ; <i32> [#uses=1]

ST_4: stg_88 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecIFCore(double* %sum, [1 x i8]* @p_str8, [10 x i8]* @p_str12, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [24 x i8]* @p_str14) nounwind

ST_4: empty_4 [1/1] 0.00ns
entry:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_5) nounwind ; <i32> [#uses=0]

ST_4: tmp_6 [1/1] 0.00ns
entry:11  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16) nounwind ; <i32> [#uses=1]

ST_4: tmp_7 [1/1] 0.00ns
entry:12  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17) nounwind ; <i32> [#uses=1]

ST_4: stg_92 [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecFifo(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [8 x i8]* @p_str18, [1 x i8]* @p_str8)

ST_4: empty_5 [1/1] 0.00ns
entry:14  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_7) nounwind ; <i32> [#uses=0]

ST_4: stg_94 [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [1 x i8]* @p_str8, [5 x i8]* @p_str19, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [27 x i8]* @p_str20) nounwind

ST_4: stg_95 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector1_data_V, i8* %vector1_keep_V, i1* %vector1_last_V, [1 x i8]* @p_str8, [5 x i8]* @p_str19, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [139 x i8]* @p_str21, [1 x i8]* @p_str8) nounwind

ST_4: empty_6 [1/1] 0.00ns
entry:17  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_6) nounwind ; <i32> [#uses=0]

ST_4: tmp_8 [1/1] 0.00ns
entry:18  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22) nounwind ; <i32> [#uses=1]

ST_4: tmp_9 [1/1] 0.00ns
entry:19  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23) nounwind ; <i32> [#uses=1]

ST_4: stg_99 [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecFifo(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [8 x i8]* @p_str18, [1 x i8]* @p_str8)

ST_4: empty_7 [1/1] 0.00ns
entry:21  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_9) nounwind ; <i32> [#uses=0]

ST_4: stg_101 [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [1 x i8]* @p_str8, [5 x i8]* @p_str19, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [27 x i8]* @p_str24) nounwind

ST_4: stg_102 [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecIFCore(i64* %vector2_data_V, i8* %vector2_keep_V, i1* %vector2_last_V, [1 x i8]* @p_str8, [5 x i8]* @p_str19, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [139 x i8]* @p_str25, [1 x i8]* @p_str8) nounwind

ST_4: empty_8 [1/1] 0.00ns
entry:24  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_8) nounwind ; <i32> [#uses=0]

ST_4: sum_of_squares_split_addr_6 [1/1] 0.00ns
entry:37  %sum_of_squares_split_addr_6 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 6 ; <double*> [#uses=2]

ST_4: stg_105 [1/1] 2.39ns
entry:38  store double 0.000000e+00, double* %sum_of_squares_split_addr_6, align 8

ST_4: sum_of_squares_split_addr_7 [1/1] 0.00ns
entry:39  %sum_of_squares_split_addr_7 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 7 ; <double*> [#uses=2]

ST_4: stg_107 [1/1] 2.39ns
entry:40  store double 0.000000e+00, double* %sum_of_squares_split_addr_7, align 8

ST_4: stg_108 [1/1] 1.13ns
entry:41  br label %bb1


 <State 5>: 1.52ns
ST_5: dim [1/1] 0.00ns
bb1:0  %dim = phi i8 [ %dim_1, %bb ], [ 0, %entry ]    ; <i8> [#uses=3]

ST_5: exitcond1 [1/1] 1.52ns
bb1:1  %exitcond1 = icmp eq i8 %dim, -56               ; <i1> [#uses=1]

ST_5: dim_1 [1/1] 1.44ns
bb1:2  %dim_1 = add i8 %dim, 1                         ; <i8> [#uses=1]

ST_5: stg_112 [1/1] 0.00ns
bb1:3  br i1 %exitcond1, label %bb4.0, label %bb

ST_5: dim_cast2 [1/1] 0.00ns
bb:0  %dim_cast2 = trunc i8 %dim to i3                ; <i3> [#uses=1]


 <State 6>: 1.77ns
ST_6: vector1_data_V_read [1/1] 1.77ns
bb:4  %vector1_data_V_read = call i64 @_ssdm_op_FifoRead.volatile.i64P(i64* %vector1_data_V) nounwind ; <i64> [#uses=1]

ST_6: vector2_data_V_read [1/1] 1.77ns
bb:6  %vector2_data_V_read = call i64 @_ssdm_op_FifoRead.volatile.i64P(i64* %vector2_data_V) nounwind ; <i64> [#uses=1]


 <State 7>: 7.08ns
ST_7: vector1_data [4/4] 7.08ns
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

ST_7: vector2_data [4/4] 7.08ns
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]


 <State 8>: 7.08ns
ST_8: vector1_data [3/4] 7.08ns
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

ST_8: vector2_data [3/4] 7.08ns
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]


 <State 9>: 7.08ns
ST_9: vector1_data [2/4] 7.08ns
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

ST_9: vector2_data [2/4] 7.08ns
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]


 <State 10>: 7.08ns
ST_10: vector1_data [1/4] 7.08ns
bb:5  %vector1_data = sitofp i64 %vector1_data_V_read to double ; <double> [#uses=1]

ST_10: vector2_data [1/4] 7.08ns
bb:7  %vector2_data = sitofp i64 %vector2_data_V_read to double ; <double> [#uses=1]


 <State 11>: 6.69ns
ST_11: diff [5/5] 6.69ns
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]


 <State 12>: 6.69ns
ST_12: diff [4/5] 6.69ns
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]


 <State 13>: 6.69ns
ST_13: diff [3/5] 6.69ns
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]


 <State 14>: 6.69ns
ST_14: diff [2/5] 6.69ns
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]


 <State 15>: 6.69ns
ST_15: diff [1/5] 6.69ns
bb:8  %diff = fsub double %vector1_data, %vector2_data ; <double> [#uses=2]


 <State 16>: 7.57ns
ST_16: diff_squared [6/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]


 <State 17>: 7.57ns
ST_17: diff_squared [5/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]


 <State 18>: 7.57ns
ST_18: diff_squared [4/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]


 <State 19>: 7.57ns
ST_19: diff_squared [3/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]


 <State 20>: 7.57ns
ST_20: diff_squared [2/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

ST_20: tmp_2 [1/1] 0.00ns
bb:10  %tmp_2 = zext i3 %dim_cast2 to i64              ; <i64> [#uses=1]

ST_20: sum_of_squares_split_addr_8 [1/1] 0.00ns
bb:11  %sum_of_squares_split_addr_8 = getelementptr inbounds [8 x double]* %sum_of_squares_split, i64 0, i64 %tmp_2 ; <double*> [#uses=2]

ST_20: sum_of_squares_split_load [2/2] 2.39ns
bb:12  %sum_of_squares_split_load = load double* %sum_of_squares_split_addr_8, align 8 ; <double> [#uses=1]


 <State 21>: 7.57ns
ST_21: diff_squared [1/6] 7.57ns
bb:9  %diff_squared = fmul double %diff, %diff        ; <double> [#uses=1]

ST_21: sum_of_squares_split_load [1/2] 2.39ns
bb:12  %sum_of_squares_split_load = load double* %sum_of_squares_split_addr_8, align 8 ; <double> [#uses=1]


 <State 22>: 6.69ns
ST_22: tmp_3 [5/5] 6.69ns
bb:13  %tmp_3 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]


 <State 23>: 6.69ns
ST_23: tmp_3 [4/5] 6.69ns
bb:13  %tmp_3 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]


 <State 24>: 6.69ns
ST_24: tmp_3 [3/5] 6.69ns
bb:13  %tmp_3 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]


 <State 25>: 6.69ns
ST_25: tmp_3 [2/5] 6.69ns
bb:13  %tmp_3 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]


 <State 26>: 6.69ns
ST_26: tmp_3 [1/5] 6.69ns
bb:13  %tmp_3 = fadd double %sum_of_squares_split_load, %diff_squared ; <double> [#uses=1]


 <State 27>: 2.39ns
ST_27: stg_144 [1/1] 0.00ns
bb:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind

ST_27: tmp_s [1/1] 0.00ns
bb:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str26) nounwind ; <i32> [#uses=1]

ST_27: stg_146 [1/1] 0.00ns
bb:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str8) nounwind

ST_27: stg_147 [1/1] 2.39ns
bb:14  store double %tmp_3, double* %sum_of_squares_split_addr_8, align 8

ST_27: empty_9 [1/1] 0.00ns
bb:15  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str26, i32 %tmp_s) nounwind ; <i32> [#uses=0]

ST_27: stg_149 [1/1] 0.00ns
bb:16  br label %bb1


 <State 28>: 2.39ns
ST_28: sum_of_squares_split_load_1 [2/2] 2.39ns
bb4.0:0  %sum_of_squares_split_load_1 = load double* %sum_of_squares_split_addr, align 8 ; <double> [#uses=2]


 <State 29>: 5.58ns
ST_29: sum_of_squares_split_load_1 [1/2] 2.39ns
bb4.0:0  %sum_of_squares_split_load_1 = load double* %sum_of_squares_split_addr, align 8 ; <double> [#uses=2]

ST_29: sum_of_squares_1_0_to_fcmp [3/3] 3.19ns
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+00 ; <i1> [#uses=1]


 <State 30>: 3.19ns
ST_30: sum_of_squares_1_0_to_fcmp [2/3] 3.19ns
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+00 ; <i1> [#uses=1]

ST_30: sum_of_squares_split_load_2 [2/2] 2.39ns
bb4.0:3  %sum_of_squares_split_load_2 = load double* %sum_of_squares_split_addr_1, align 8 ; <double> [#uses=1]


 <State 31>: 4.49ns
ST_31: sum_of_squares_1_0_to_fcmp [1/3] 3.19ns
bb4.0:1  %sum_of_squares_1_0_to_fcmp = fcmp oeq double %sum_of_squares_split_load_1, -0.000000e+00 ; <i1> [#uses=1]

ST_31: sum_of_squares [1/1] 1.29ns
bb4.0:2  %sum_of_squares = select i1 %sum_of_squares_1_0_to_fcmp, double 0.000000e+00, double %sum_of_squares_split_load_1 ; <double> [#uses=1]

ST_31: sum_of_squares_split_load_2 [1/2] 2.39ns
bb4.0:3  %sum_of_squares_split_load_2 = load double* %sum_of_squares_split_addr_1, align 8 ; <double> [#uses=1]


 <State 32>: 6.69ns
ST_32: sum_of_squares_1 [5/5] 6.69ns
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]


 <State 33>: 6.69ns
ST_33: sum_of_squares_1 [4/5] 6.69ns
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]


 <State 34>: 6.69ns
ST_34: sum_of_squares_1 [3/5] 6.69ns
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]


 <State 35>: 6.69ns
ST_35: sum_of_squares_1 [2/5] 6.69ns
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

ST_35: sum_of_squares_split_load_3 [2/2] 2.39ns
bb4.0:5  %sum_of_squares_split_load_3 = load double* %sum_of_squares_split_addr_2, align 8 ; <double> [#uses=1]


 <State 36>: 6.69ns
ST_36: sum_of_squares_1 [1/5] 6.69ns
bb4.0:4  %sum_of_squares_1 = fadd double %sum_of_squares_split_load_2, %sum_of_squares ; <double> [#uses=1]

ST_36: sum_of_squares_split_load_3 [1/2] 2.39ns
bb4.0:5  %sum_of_squares_split_load_3 = load double* %sum_of_squares_split_addr_2, align 8 ; <double> [#uses=1]


 <State 37>: 6.69ns
ST_37: sum_of_squares_2 [5/5] 6.69ns
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]


 <State 38>: 6.69ns
ST_38: sum_of_squares_2 [4/5] 6.69ns
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]


 <State 39>: 6.69ns
ST_39: sum_of_squares_2 [3/5] 6.69ns
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]


 <State 40>: 6.69ns
ST_40: sum_of_squares_2 [2/5] 6.69ns
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

ST_40: sum_of_squares_split_load_4 [2/2] 2.39ns
bb4.0:7  %sum_of_squares_split_load_4 = load double* %sum_of_squares_split_addr_3, align 8 ; <double> [#uses=1]


 <State 41>: 6.69ns
ST_41: sum_of_squares_2 [1/5] 6.69ns
bb4.0:6  %sum_of_squares_2 = fadd double %sum_of_squares_split_load_3, %sum_of_squares_1 ; <double> [#uses=1]

ST_41: sum_of_squares_split_load_4 [1/2] 2.39ns
bb4.0:7  %sum_of_squares_split_load_4 = load double* %sum_of_squares_split_addr_3, align 8 ; <double> [#uses=1]


 <State 42>: 6.69ns
ST_42: sum_of_squares_3 [5/5] 6.69ns
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]


 <State 43>: 6.69ns
ST_43: sum_of_squares_3 [4/5] 6.69ns
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]


 <State 44>: 6.69ns
ST_44: sum_of_squares_3 [3/5] 6.69ns
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]


 <State 45>: 6.69ns
ST_45: sum_of_squares_3 [2/5] 6.69ns
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

ST_45: sum_of_squares_split_load_5 [2/2] 2.39ns
bb4.0:9  %sum_of_squares_split_load_5 = load double* %sum_of_squares_split_addr_4, align 8 ; <double> [#uses=1]


 <State 46>: 6.69ns
ST_46: sum_of_squares_3 [1/5] 6.69ns
bb4.0:8  %sum_of_squares_3 = fadd double %sum_of_squares_split_load_4, %sum_of_squares_2 ; <double> [#uses=1]

ST_46: sum_of_squares_split_load_5 [1/2] 2.39ns
bb4.0:9  %sum_of_squares_split_load_5 = load double* %sum_of_squares_split_addr_4, align 8 ; <double> [#uses=1]


 <State 47>: 6.69ns
ST_47: sum_of_squares_4 [5/5] 6.69ns
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]


 <State 48>: 6.69ns
ST_48: sum_of_squares_4 [4/5] 6.69ns
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]


 <State 49>: 6.69ns
ST_49: sum_of_squares_4 [3/5] 6.69ns
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]


 <State 50>: 6.69ns
ST_50: sum_of_squares_4 [2/5] 6.69ns
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

ST_50: sum_of_squares_split_load_6 [2/2] 2.39ns
bb4.0:11  %sum_of_squares_split_load_6 = load double* %sum_of_squares_split_addr_5, align 8 ; <double> [#uses=1]


 <State 51>: 6.69ns
ST_51: sum_of_squares_4 [1/5] 6.69ns
bb4.0:10  %sum_of_squares_4 = fadd double %sum_of_squares_split_load_5, %sum_of_squares_3 ; <double> [#uses=1]

ST_51: sum_of_squares_split_load_6 [1/2] 2.39ns
bb4.0:11  %sum_of_squares_split_load_6 = load double* %sum_of_squares_split_addr_5, align 8 ; <double> [#uses=1]


 <State 52>: 6.69ns
ST_52: sum_of_squares_5 [5/5] 6.69ns
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]


 <State 53>: 6.69ns
ST_53: sum_of_squares_5 [4/5] 6.69ns
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]


 <State 54>: 6.69ns
ST_54: sum_of_squares_5 [3/5] 6.69ns
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]


 <State 55>: 6.69ns
ST_55: sum_of_squares_5 [2/5] 6.69ns
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

ST_55: sum_of_squares_split_load_7 [2/2] 2.39ns
bb4.0:13  %sum_of_squares_split_load_7 = load double* %sum_of_squares_split_addr_6, align 8 ; <double> [#uses=1]


 <State 56>: 6.69ns
ST_56: sum_of_squares_5 [1/5] 6.69ns
bb4.0:12  %sum_of_squares_5 = fadd double %sum_of_squares_split_load_6, %sum_of_squares_4 ; <double> [#uses=1]

ST_56: sum_of_squares_split_load_7 [1/2] 2.39ns
bb4.0:13  %sum_of_squares_split_load_7 = load double* %sum_of_squares_split_addr_6, align 8 ; <double> [#uses=1]


 <State 57>: 6.69ns
ST_57: sum_of_squares_6 [5/5] 6.69ns
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]


 <State 58>: 6.69ns
ST_58: sum_of_squares_6 [4/5] 6.69ns
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]


 <State 59>: 6.69ns
ST_59: sum_of_squares_6 [3/5] 6.69ns
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]


 <State 60>: 6.69ns
ST_60: sum_of_squares_6 [2/5] 6.69ns
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

ST_60: sum_of_squares_split_load_8 [2/2] 2.39ns
bb4.0:15  %sum_of_squares_split_load_8 = load double* %sum_of_squares_split_addr_7, align 8 ; <double> [#uses=1]


 <State 61>: 6.69ns
ST_61: sum_of_squares_6 [1/5] 6.69ns
bb4.0:14  %sum_of_squares_6 = fadd double %sum_of_squares_split_load_7, %sum_of_squares_5 ; <double> [#uses=1]

ST_61: sum_of_squares_split_load_8 [1/2] 2.39ns
bb4.0:15  %sum_of_squares_split_load_8 = load double* %sum_of_squares_split_addr_7, align 8 ; <double> [#uses=1]


 <State 62>: 6.69ns
ST_62: sum_of_squares_7 [5/5] 6.69ns
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]


 <State 63>: 6.69ns
ST_63: sum_of_squares_7 [4/5] 6.69ns
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]


 <State 64>: 6.69ns
ST_64: sum_of_squares_7 [3/5] 6.69ns
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]


 <State 65>: 6.69ns
ST_65: sum_of_squares_7 [2/5] 6.69ns
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]


 <State 66>: 6.69ns
ST_66: sum_of_squares_7 [1/5] 6.69ns
bb4.0:16  %sum_of_squares_7 = fadd double %sum_of_squares_split_load_8, %sum_of_squares_6 ; <double> [#uses=1]

ST_66: stg_205 [1/1] 0.00ns
bb4.0:17  call void @_ssdm_op_WireWrite.doubleP(double* %sum, double %sum_of_squares_7) nounwind

ST_66: stg_206 [1/1] 0.00ns
bb4.0:18  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
