{
  "Defines": [
    "constexpr static uint8_t Reg_X0    = 0",
    "constexpr static uint8_t Reg_X1    = 1",
    "constexpr static uint8_t Reg_X2    = 2",
    "constexpr static uint8_t Reg_X3    = 3",
    "constexpr static uint8_t Reg_X4    = 4",
    "constexpr static uint8_t Reg_X5    = 5",
    "constexpr static uint8_t Reg_X6    = 6",
    "constexpr static uint8_t Reg_X7    = 7",
    "constexpr static uint8_t Reg_X8    = 8",
    "constexpr static uint8_t Reg_X9    = 9",
    "constexpr static uint8_t Reg_X10   = 10",
    "constexpr static uint8_t Reg_X11   = 11",
    "constexpr static uint8_t Reg_X12   = 12",
    "constexpr static uint8_t Reg_X13   = 13",
    "constexpr static uint8_t Reg_X14   = 14",
    "constexpr static uint8_t Reg_X15   = 15",
    "constexpr static uint8_t Reg_X16   = 16",
    "constexpr static uint8_t Reg_X17   = 17",
    "constexpr static uint8_t Reg_X18   = 18",
    "constexpr static uint8_t Reg_X19   = 19",
    "constexpr static uint8_t Reg_X20   = 20",
    "constexpr static uint8_t Reg_X21   = 21",
    "constexpr static uint8_t Reg_X22   = 22",
    "constexpr static uint8_t Reg_X23   = 23",
    "constexpr static uint8_t Reg_X24   = 24",
    "constexpr static uint8_t Reg_X25   = 25",
    "constexpr static uint8_t Reg_X26   = 26",
    "constexpr static uint8_t Reg_X27   = 27",
    "constexpr static uint8_t Reg_X28   = 28",
    "constexpr static uint8_t Reg_X29   = 29",
    "constexpr static uint8_t Reg_X30   = 30",
    "constexpr static uint8_t Reg_X31   = 31",
    "constexpr static uint8_t Reg_GPREnd  = Reg_X31 + 1",

    "constexpr static uint8_t Reg_V0  = Reg_GPREnd + 0",
    "constexpr static uint8_t Reg_V1  = Reg_GPREnd + 1",
    "constexpr static uint8_t Reg_V2  = Reg_GPREnd + 2",
    "constexpr static uint8_t Reg_V3  = Reg_GPREnd + 3",
    "constexpr static uint8_t Reg_V4  = Reg_GPREnd + 4",
    "constexpr static uint8_t Reg_V5  = Reg_GPREnd + 5",
    "constexpr static uint8_t Reg_V6  = Reg_GPREnd + 6",
    "constexpr static uint8_t Reg_V7  = Reg_GPREnd + 7",
    "constexpr static uint8_t Reg_V8  = Reg_GPREnd + 8",
    "constexpr static uint8_t Reg_V9  = Reg_GPREnd + 9",
    "constexpr static uint8_t Reg_V10 = Reg_GPREnd + 10",
    "constexpr static uint8_t Reg_V11 = Reg_GPREnd + 11",
    "constexpr static uint8_t Reg_V12 = Reg_GPREnd + 12",
    "constexpr static uint8_t Reg_V13 = Reg_GPREnd + 13",
    "constexpr static uint8_t Reg_V14 = Reg_GPREnd + 14",
    "constexpr static uint8_t Reg_V15 = Reg_GPREnd + 15",
    "constexpr static uint8_t Reg_V16 = Reg_GPREnd + 16",
    "constexpr static uint8_t Reg_V17 = Reg_GPREnd + 17",
    "constexpr static uint8_t Reg_V18 = Reg_GPREnd + 18",
    "constexpr static uint8_t Reg_V19 = Reg_GPREnd + 19",
    "constexpr static uint8_t Reg_V20 = Reg_GPREnd + 20",
    "constexpr static uint8_t Reg_V21 = Reg_GPREnd + 21",
    "constexpr static uint8_t Reg_V22 = Reg_GPREnd + 22",
    "constexpr static uint8_t Reg_V23 = Reg_GPREnd + 23",
    "constexpr static uint8_t Reg_V24 = Reg_GPREnd + 24",
    "constexpr static uint8_t Reg_V25 = Reg_GPREnd + 25",
    "constexpr static uint8_t Reg_V26 = Reg_GPREnd + 26",
    "constexpr static uint8_t Reg_V27 = Reg_GPREnd + 27",
    "constexpr static uint8_t Reg_V28 = Reg_GPREnd + 28",
    "constexpr static uint8_t Reg_V29 = Reg_GPREnd + 29",
    "constexpr static uint8_t Reg_V30 = Reg_GPREnd + 30",
    "constexpr static uint8_t Reg_V31 = Reg_GPREnd + 31"
  ],

  "RegClasses": {
    "GPR": ["Reg_X0",
            "Reg_X1",
            "Reg_X2",
            "Reg_X3",
            "Reg_X4",
            "Reg_X5",
            "Reg_X6",
            "Reg_X7",
            "Reg_X8",
            "Reg_X9",
            "Reg_X10",
            "Reg_X11",
            "Reg_X12",
            "Reg_X13",
            "Reg_X14",
            "Reg_X15",
            "Reg_X18",
            "Reg_X19",
            "Reg_X20",
            "Reg_X21",
            "Reg_X22",
            "Reg_X23",
            "Reg_X24",
            "Reg_X25",
            "Reg_X26",
            "Reg_X21",
            "Reg_X27",
            "Reg_X29",
            "Reg_X30"
           ],
    "Desc": ["X16,X17 reserved for vixl macroassembler",
               "X28 reserved for state register",
               "X31 reserved for stack pointer"],
    "FPR": ["Reg_V0",
            "Reg_V1",
            "Reg_V2",
            "Reg_V3",
            "Reg_V4",
            "Reg_V5",
            "Reg_V6",
            "Reg_V7",
            "Reg_V8",
            "Reg_V9",
            "Reg_V10",
            "Reg_V11",
            "Reg_V12",
            "Reg_V13",
            "Reg_V14",
            "Reg_V15",
            "Reg_V16",
            "Reg_V17",
            "Reg_V18",
            "Reg_V19",
            "Reg_V20",
            "Reg_V21",
            "Reg_V22",
            "Reg_V23",
            "Reg_V24",
            "Reg_V25",
            "Reg_V26",
            "Reg_V27",
            "Reg_V28",
            "Reg_V29",
            "Reg_V30",
            "Reg_V31"
           ],
    "Desc": ["All FPRs are available for use. Just have to be cautious about callee saved"],
    "GPRPair": [
      ["Reg_X0",  "Reg_X1"],
      ["Reg_X2",  "Reg_X3"],
      ["Reg_X4",  "Reg_X5"],
      ["Reg_X6",  "Reg_X7"],
      ["Reg_X8",  "Reg_X9"],
      ["Reg_X10", "Reg_X11"],
      ["Reg_X12", "Reg_X13"],
      ["Reg_X14", "Reg_X15"],
      ["Reg_X18", "Reg_X19"],
      ["Reg_X20", "Reg_X21"],
      ["Reg_X22", "Reg_X23"],
      ["Reg_X24", "Reg_X25"],
      ["Reg_X26", "Reg_X27"]
    ]
  },

  "Ops": {
    "LoadContextIndexed": {
      "TempCount": "1"
    },
    "StoreContextIndexed": {
      "TempCount": "1"
    },
    "StoreFlag": {
      "TempCount": "1"
    },
    "Break": {
      "TempCount": "1"
    },
    "CAS": {
      "TempCount": "1",
      "Dest_Is_SSA0": true
    },
    "CASPair": {
      "TempCount": "1",
      "Dest_Is_SSA0": true
    }
  }
}

