
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.443343                       # Number of seconds simulated
sim_ticks                                3443343369451                       # Number of ticks simulated
final_tick                               39323813236154                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95284                       # Simulator instruction rate (inst/s)
host_op_rate                                   117893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            19167654005                       # Simulator tick rate (ticks/s)
host_mem_usage                                1516932                       # Number of bytes of host memory used
host_seconds                                   179.64                       # Real time elapsed on the host
sim_insts                                    17117103                       # Number of instructions simulated
sim_ops                                      21178781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker         9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst          862464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1075328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.hdlcd   1761811840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1763761920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       862464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        862464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       179456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data         8704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          188160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker           75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst             6738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.hdlcd     27528310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27543545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            2176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker         2788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker          781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst             250473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             312292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.hdlcd    511657320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512223653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        250473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           250473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           52117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data              2528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                54645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           52117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker         2788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker          781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            250473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            314820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.hdlcd    511657320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            512278298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    27543545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3578                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27558780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1763755776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  185024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1763761920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               188160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1741460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1741470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1741610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1741918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1729152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1714482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1715759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1715592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1715683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1714856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1714991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1714644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1714250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1714193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1714182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1714442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               51                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3443343281785                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27558780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2176                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13538452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                13551630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  205596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  192605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   32080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2003508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    880.425685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   808.080095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.112911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          161      0.01%      0.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        77538      3.87%      3.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67385      3.36%      7.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75569      3.77%     11.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73712      3.68%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       125525      6.27%     20.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88095      4.40%     25.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73592      3.67%     29.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1421931     70.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2003508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   152890.741176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    198.051188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  907755.625813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-524287          160     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-1.04858e+06            2      1.18%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.57286e+06            2      1.18%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-2.09715e+06            2      1.18%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.62144e+06            1      0.59%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.62144e+06-3.14573e+06            2      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+07-1.101e+07            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.005882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.942713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.629960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               96     56.47%     56.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.35%     58.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63     37.06%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.76%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.18%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.59%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 468092614200                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            984817939200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               137793420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16985.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35735.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       512.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 25555887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     124998.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7183225560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3817974930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             98827903020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9187200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         150302221680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124636149840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9568652640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    571847381970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     91174609440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     405584119410                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1463035551810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            424.888080                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         3144917923569                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   9347897762                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63680438000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1653428571951                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 237433554183                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  225383883486                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1254069024069                       # Time in different power states
system.mem_ctrls_1.actEnergy               7121828700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3785337930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             97941100740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5903820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         148741650720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         123178617090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           9442515360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    567271165470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     90507894240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     408915100665                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1456994983635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            423.133806                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         3148427595650                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9151728615                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63015312000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1668725349493                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 235695129241                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  222748681044                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1244007169058                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.Root_Complex.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                    17                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      84992                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           28                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 5103243                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3147460                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            168951                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3148377                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2041897                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.855543                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  798921                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17006                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          373539                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             255358                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           118181                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        12501                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       313                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                     24488                       # Table walker walks requested
system.cpu.dtb.walker.walksShort                24488                       # Table walker walks initiated with short descriptors
system.cpu.dtb.walker.walksShortTerminationLevel::Level1         1495                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksShortTerminationLevel::Level2         8785                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore        14208                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples        10280                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean   800.311770                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev  5192.265327                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-16383        10191     99.13%     99.13% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::16384-32767           43      0.42%     99.55% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::32768-49151           16      0.16%     99.71% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::49152-65535           14      0.14%     99.84% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-81919            7      0.07%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::81920-98303            5      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::98304-114687            3      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::180224-196607            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total        10280                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples        10730                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 11418.490867                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean  9119.239362                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 14399.026908                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535        10620     98.97%     98.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071           87      0.81%     99.79% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607            5      0.05%     99.83% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::196608-262143           15      0.14%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-327679            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total        10730                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples -163819107229                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean     0.130359                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev     0.325139                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-3  -163830776808    100.01%    100.01% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-7       6993046     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-11      1964388     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-15      1553106     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-19       569973     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-23       127391     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::24-27       333971     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::28-31       126452     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::32-35         1252     -0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total -163819107229                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K          2910     76.60%     76.60% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::1M           889     23.40%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total         3799                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data        24488                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total        24488                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data         3799                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total         3799                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total        28287                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                      4788799                       # DTB read hits
system.cpu.dtb.read_misses                      19260                       # DTB read misses
system.cpu.dtb.write_hits                     3524482                       # DTB write hits
system.cpu.dtb.write_misses                      5228                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                 189                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       7                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                      512                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       878                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                   1094                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                      166                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                       518                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                  4808059                       # DTB read accesses
system.cpu.dtb.write_accesses                 3529710                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                           8313281                       # DTB hits
system.cpu.dtb.misses                           24488                       # DTB misses
system.cpu.dtb.accesses                       8337769                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                      1681                       # Table walker walks requested
system.cpu.itb.walker.walksShort                 1681                       # Table walker walks initiated with short descriptors
system.cpu.itb.walker.walksShortTerminationLevel::Level1          167                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walksShortTerminationLevel::Level2         1366                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walksSquashedBefore          148                       # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples         1533                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean   591.290280                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev  3167.825340                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-8191         1488     97.06%     97.06% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::8192-16383           39      2.54%     99.61% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::16384-24575            5      0.33%     99.93% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::73728-81919            1      0.07%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total         1533                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples         1098                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 13868.921676                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 10629.832380                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 15843.735980                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-16383         1018     92.71%     92.71% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::16384-32767           59      5.37%     98.09% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::32768-49151            1      0.09%     98.18% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-81919            2      0.18%     98.36% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::81920-98303            4      0.36%     98.72% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::98304-114687            8      0.73%     99.45% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::114688-131071            3      0.27%     99.73% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::180224-196607            2      0.18%     99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-212991            1      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total         1098                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples   -518817161                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean    -3.431136                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0     -2298672681    443.06%    443.06% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1      1779578828   -343.01%    100.05% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2          276692     -0.05%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total   -518817161                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K           909     95.68%     95.68% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::1M            41      4.32%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total          950                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst         1681                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total         1681                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst          950                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total          950                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total         2631                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                      4030428                       # ITB inst hits
system.cpu.itb.inst_misses                       1681                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                 189                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       7                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                      355                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                     3128                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                      2842                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                  4032109                       # ITB inst accesses
system.cpu.itb.hits                           4030428                       # DTB hits
system.cpu.itb.misses                            1681                       # DTB misses
system.cpu.itb.accesses                       4032109                       # DTB accesses
system.cpu.numPwrStateTransitions                6678                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1028960429.567535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1642791622.876679                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows         2238     67.03%     67.03% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1101     32.97%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          314                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   7123128244                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7644495125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 3435698874326                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24423996                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8840855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       24494875                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5103243                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3096176                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13234164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  562316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      26182                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                41926                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        151702                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       199843                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          362                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   4024073                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                100885                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     849                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           22776192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.325286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.579442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16855087     74.00%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   508937      2.23%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   678202      2.98%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   951669      4.18%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   485700      2.13%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   488590      2.15%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   419093      1.84%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   546995      2.40%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1841919      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22776192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208944                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.002902                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6702667                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11238115                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4255323                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                352140                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 227946                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1825866                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 54011                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               25787849                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                181856                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 227946                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6947026                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1021828                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        8814885                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4359400                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1405106                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               24989443                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3000                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 348252                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  90887                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 808077                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            26456971                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             113542370                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27698300                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              6532                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              22358639                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4098323                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             271543                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         228973                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2015120                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5011116                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3824480                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1393795                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1466039                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24082029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              316068                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  23242710                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32039                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3219308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7529219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          33902                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22776192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.020483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.692508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14145988     62.11%     62.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2794965     12.27%     74.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2065153      9.07%     83.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1337182      5.87%     89.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1091944      4.79%     94.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              620769      2.73%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              349561      1.53%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              228134      1.00%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              142496      0.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22776192                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64049     13.93%     13.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     37      0.01%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 247081     53.74%     67.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                147550     32.09%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                87      0.02%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              984      0.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                34      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14571768     62.69%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                38561      0.17%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               7      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc            918      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              9      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4992772     21.48%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3632250     15.63%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             391      0.00%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5995      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23242710                       # Type of FU issued
system.cpu.iq.rate                           0.951634                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      459788                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019782                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           69739436                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          27641789                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     22580411                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13997                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7686                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23694964                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7500                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           282528                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       689877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          828                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        32526                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       368318                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       247589                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 227946                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  788598                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 90090                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24428035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             67289                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5011116                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3824480                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             171147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12824                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          32526                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          63940                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        70066                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               134006                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23042639                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4911437                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            175597                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         29938                       # number of nop insts executed
system.cpu.iew.exec_refs                      8517476                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3670852                       # Number of branches executed
system.cpu.iew.exec_stores                    3606039                       # Number of stores executed
system.cpu.iew.exec_rate                     0.943443                       # Inst execution rate
system.cpu.iew.wb_sent                       22714005                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22585990                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12178548                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20708104                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.924746                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.588105                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3212685                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          282166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115739                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     22205631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.954456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.993465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15025472     67.67%     67.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3310476     14.91%     82.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1137859      5.12%     87.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       574291      2.59%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       480878      2.17%     92.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       303242      1.37%     93.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       197489      0.89%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       146825      0.66%     95.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1029099      4.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22205631                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17132612                       # Number of instructions committed
system.cpu.commit.committedOps               21194290                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7777395                       # Number of memory references committed
system.cpu.commit.loads                       4321239                       # Number of loads committed
system.cpu.commit.membars                      106083                       # Number of memory barriers committed
system.cpu.commit.branches                    3428388                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5496                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18671931                       # Number of committed integer instructions.
system.cpu.commit.function_calls               485622                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13378661     63.12%     63.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           37323      0.18%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            2      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            1      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc          902      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            3      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4320901     20.39%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3451018     16.28%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          338      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5138      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21194290                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1029099                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     44631444                       # The number of ROB reads
system.cpu.rob.rob_writes                    49377244                       # The number of ROB writes
system.cpu.timesIdled                           89449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1647804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                  10976673031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    17117103                       # Number of Instructions Simulated
system.cpu.committedOps                      21178781                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.426877                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.426877                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.700831                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.700831                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24473088                       # number of integer regfile reads
system.cpu.int_regfile_writes                14592543                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6077                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      399                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  82053940                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8822565                       # number of cc regfile writes
system.cpu.misc_regfile_reads                74808596                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 206809                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             54743                       # number of replacements
system.cpu.dcache.tags.tagsinuse           505.894750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7395315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.839743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      37214838335727                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   505.894750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15276983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15276983                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4052886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4052886                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3210345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3210345                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data        51046                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         51046                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        39454                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        39454                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        41382                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        41382                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7263231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7263231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7314277                       # number of overall hits
system.cpu.dcache.overall_hits::total         7314277                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        85277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85277                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       118238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       118238                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         9330                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         9330                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2906                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       203515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         203515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       212845                       # number of overall misses
system.cpu.dcache.overall_misses::total        212845                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2172976208                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2172976208                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3940881266                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3940881266                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     62062579                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62062579                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6113857474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6113857474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6113857474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6113857474                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4138163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4138163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3328583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3328583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        60376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        60376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        42360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        42360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        41382                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        41382                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7466746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7466746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7527122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7527122                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.035522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035522                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.154532                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.154532                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.068602                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068602                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028277                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25481.386634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25481.386634                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33330.073800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33330.073800                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 21356.703028                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21356.703028                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30041.311323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30041.311323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28724.458991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28724.458991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8306                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       566883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5504                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.877698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.994731                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        30469                       # number of writebacks
system.cpu.dcache.writebacks::total             30469                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        44617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44617                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       109272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109272                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         2810                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2810                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       153889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       153889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       153889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       153889                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        40660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40660                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8966                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8966                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         5733                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5733                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        49626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        55359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55359                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         4534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data         4907                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4907                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    679476676                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    679476676                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    249914849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    249914849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    196889520                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    196889520                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      1855777                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1855777                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    929391525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    929391525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1126281045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1126281045                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    548612315                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    548612315                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    548612315                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    548612315                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.094955                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.094955                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002266                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002266                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007355                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16711.182391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16711.182391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27873.616886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27873.616886                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 34343.192046                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34343.192046                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 19331.010417                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19331.010417                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18727.915306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18727.915306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20345.039560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20345.039560                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 120999.628363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 120999.628363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 58109.555661                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 58109.555661                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            225263                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3781271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            225519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.766973                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      35880571679656                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.998858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8273655                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8273655                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3781271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3781271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3781271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3781271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3781271                       # number of overall hits
system.cpu.icache.overall_hits::total         3781271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       242797                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        242797                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       242797                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         242797                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       242797                       # number of overall misses
system.cpu.icache.overall_misses::total        242797                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2723115645                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2723115645                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2723115645                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2723115645                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2723115645                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2723115645                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4024068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4024068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4024068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4024068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4024068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4024068                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.060336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060336                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.060336                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060336                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.060336                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060336                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11215.606638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11215.606638                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11215.606638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11215.606638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11215.606638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11215.606638                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5847                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               141                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.468085                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       225263                       # number of writebacks
system.cpu.icache.writebacks::total            225263                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        17278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17278                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        17278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        17278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17278                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       225519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       225519                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       225519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       225519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       225519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       225519                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2322398022                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2322398022                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2322398022                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2322398022                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2322398022                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2322398022                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.056043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.056043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.056043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056043                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10298.014899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10298.014899                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10298.014899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10298.014899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10298.014899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10298.014899                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1387                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1387                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 965                       # Transaction distribution
system.iobus.trans_dist::WriteResp                965                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio         4704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio         4704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy              4650492                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3739000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus_dma.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.iobus_dma.trans_dist::ReadReq               22                       # Transaction distribution
system.iobus_dma.trans_dist::ReadResp              22                       # Transaction distribution
system.iobus_dma.trans_dist::WriteReq             664                       # Transaction distribution
system.iobus_dma.trans_dist::WriteResp            664                       # Transaction distribution
system.iobus_dma.pkt_count_system.Root_Complex.master_dma::system.iocache.cpu_side         1372                       # Packet count per connected master and slave (bytes)
system.iobus_dma.pkt_size_system.Root_Complex.master_dma::system.iocache.cpu_side        85168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus_dma.reqLayer0.occupancy          5998000                       # Layer occupancy (ticks)
system.iobus_dma.reqLayer0.utilization            0.0                       # Layer utilization (%)
system.iobus_dma.respLayer0.occupancy          708000                       # Layer occupancy (ticks)
system.iobus_dma.respLayer0.utilization           0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                  678                       # number of replacements
system.iocache.tags.tagsinuse                4.898997                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  686                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         37215198480000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     4.898997                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.612375                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.612375                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 6174                       # Number of tag accesses
system.iocache.tags.data_accesses                6174                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide           22                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               22                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide          664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          664                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide          686                       # number of demand (read+write) misses
system.iocache.demand_misses::total               686                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          686                       # number of overall misses
system.iocache.overall_misses::total              686                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide      2556000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2556000                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide     73863000                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     73863000                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide     76419000                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     76419000                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     76419000                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     76419000                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide           22                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             22                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide          664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          686                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             686                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          686                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            686                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 116181.818182                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116181.818182                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 111239.457831                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 111239.457831                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 111397.959184                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 111397.959184                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 111397.959184                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 111397.959184                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks             656                       # number of writebacks
system.iocache.writebacks::total                  656                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide           22                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide          664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          686                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          686                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          686                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          686                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide      1456000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1456000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide     40662476                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     40662476                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     42118476                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     42118476                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     42118476                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     42118476                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 66181.818182                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66181.818182                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 61238.668675                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 61238.668675                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 61397.195335                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 61397.195335                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 61397.195335                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 61397.195335                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2627                       # number of replacements
system.l2.tags.tagsinuse                  8571.659622                       # Cycle average of tags in use
system.l2.tags.total_refs                      548128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.945177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.dtb.walker    48.531486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.itb.walker    15.888603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       4049.431831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4457.807702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.dtb.walker     0.002962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.itb.walker     0.000970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.247158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.272083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523173                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         12547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12547                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004578                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765808                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4523089                       # Number of tag accesses
system.l2.tags.data_accesses                  4523089                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::cpu.dtb.walker          14926                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.itb.walker           2209                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17135                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks        30469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30469                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       211970                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           211970                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data               200                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  200                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               6354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6354                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          218775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             218775                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          40425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40425                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.dtb.walker           14926                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.itb.walker            2209                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.inst                218775                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 46779                       # number of demand (read+write) hits
system.l2.demand_hits::total                   282689                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.dtb.walker          14926                       # number of overall hits
system.l2.overall_hits::cpu.itb.walker           2209                       # number of overall hits
system.l2.overall_hits::cpu.inst               218775                       # number of overall hits
system.l2.overall_hits::cpu.data                46779                       # number of overall hits
system.l2.overall_hits::total                  282689                       # number of overall hits
system.l2.ReadReq_misses::cpu.dtb.walker           75                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.itb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    96                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             2413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6744                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         6063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6063                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.dtb.walker            75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.itb.walker            21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                6744                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8476                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15316                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.dtb.walker           75                       # number of overall misses
system.l2.overall_misses::cpu.itb.walker           21                       # number of overall misses
system.l2.overall_misses::cpu.inst               6744                       # number of overall misses
system.l2.overall_misses::cpu.data               8476                       # number of overall misses
system.l2.overall_misses::total                 15316                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.dtb.walker      9680464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.itb.walker      2065174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        11745638                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    197940574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     197940574                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    624716074                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    624716074                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    562561473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    562561473                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.dtb.walker      9680464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.itb.walker      2065174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.inst     624716074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     760502047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1396963759                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.dtb.walker      9680464                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.itb.walker      2065174                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.inst    624716074                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    760502047                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1396963759                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.dtb.walker        15001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.itb.walker         2230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17231                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks        30469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       211970                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       211970                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       225519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        46488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.dtb.walker        15001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.itb.walker         2230                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst            225519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             55255                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               298005                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.dtb.walker        15001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.itb.walker         2230                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst           225519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            55255                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              298005                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.dtb.walker     0.005000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.itb.walker     0.009417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005571                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.275237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.275237                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.029904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029904                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.130421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.dtb.walker     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.itb.walker     0.009417                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst         0.029904                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.153398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051395                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.dtb.walker     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.itb.walker     0.009417                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.029904                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.153398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051395                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.dtb.walker 129072.853333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.itb.walker 98341.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 122350.395833                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 82030.905097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82030.905097                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92632.869810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92632.869810                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92785.992578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92785.992578                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.dtb.walker 129072.853333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.itb.walker 98341.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92632.869810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89724.167886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91209.438430                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.dtb.walker 129072.853333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.itb.walker 98341.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92632.869810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89724.167886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91209.438430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  746                       # number of writebacks
system.l2.writebacks::total                       746                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.dtb.walker           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.itb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               96                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2413                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6738                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         6029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6029                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.dtb.walker           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.itb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15276                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.dtb.walker           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.itb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15276                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         4534                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4534                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data         4907                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4907                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         9441                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::cpu.dtb.walker      9198460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.itb.walker      1929415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     11127875                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    182562653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    182562653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    581179079                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    581179079                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    521536881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    521536881                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.dtb.walker      9198460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.itb.walker      1929415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    581179079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    704099534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1296406488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.dtb.walker      9198460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.itb.walker      1929415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    581179079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    704099534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1296406488                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    508956701                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    508956701                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    508956701                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    508956701                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.005000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.itb.walker     0.009417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005571                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.275237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.275237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.029878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.129689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129689                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.dtb.walker     0.005000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.itb.walker     0.009417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.152783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.dtb.walker     0.005000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.itb.walker     0.009417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.152783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051261                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 122646.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 91876.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115915.364583                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75657.958143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75657.958143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86253.944642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86253.944642                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86504.707414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86504.707414                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.dtb.walker 122646.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.itb.walker 91876.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86253.944642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83404.351339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84865.572663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.dtb.walker 122646.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.itb.walker 91876.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86253.944642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83404.351339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84865.572663                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 112253.352669                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 112253.352669                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 53909.194047                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53909.194047                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         19267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq            27532844                       # Transaction distribution
system.membus.trans_dist::ReadResp           27545729                       # Transaction distribution
system.membus.trans_dist::WriteReq               4907                       # Transaction distribution
system.membus.trans_dist::WriteResp              4907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1402                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1903                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2402                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12885                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.membus.pkt_count_system.realview.hdlcd.dma::system.mem_ctrls.port     55056620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.realview.hdlcd.dma::total     55056620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Root_Complex.slave          624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         8354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.hdlcd.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55110004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::system.mem_ctrls.port   1761811840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::total   1761811840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        83968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        83968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Root_Complex.slave          348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        16708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.hdlcd.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2054272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2077728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1763973536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       6656                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27553713                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001571                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27553645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      68      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27553713                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4330508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              607214                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             7677776                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy              865804                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy         34424190105                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy       141565029748                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             229870                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          157730504                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie1.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie3.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie4.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie5.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie6.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.pcie7.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock                6734                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ethernet1.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ethernet1.descDMAReads              0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet1.descDMAWrites             0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet1.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet1.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet1.postedSwi                 0                       # number of software interrupts posted to CPU
system.realview.ethernet1.coalescedSwi            nan                       # average number of Swi's coalesced into each post
system.realview.ethernet1.totalSwi                  0                       # total number of Swi written to ISR
system.realview.ethernet1.postedRxIdle              0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet1.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet1.totalRxIdle               0                       # total number of RxIdle written to ISR
system.realview.ethernet1.postedRxOk                0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet1.coalescedRxOk           nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet1.totalRxOk                 0                       # total number of RxOk written to ISR
system.realview.ethernet1.postedRxDesc              0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet1.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet1.totalRxDesc               0                       # total number of RxDesc written to ISR
system.realview.ethernet1.postedTxOk                0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet1.coalescedTxOk           nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet1.totalTxOk                 0                       # total number of TxOk written to ISR
system.realview.ethernet1.postedTxIdle              0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet1.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet1.totalTxIdle               0                       # total number of TxIdle written to ISR
system.realview.ethernet1.postedTxDesc              0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet1.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet1.totalTxDesc               0                       # total number of TxDesc written to ISR
system.realview.ethernet1.postedRxOrn               0                       # number of RxOrn posted to CPU
system.realview.ethernet1.coalescedRxOrn          nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet1.totalRxOrn                0                       # total number of RxOrn written to ISR
system.realview.ethernet1.coalescedTotal          nan                       # average number of interrupts coalesced into each post
system.realview.ethernet1.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet1.droppedPackets            0                       # number of packets dropped
system.realview.ethernet2.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ethernet2.descDMAReads              0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet2.descDMAWrites             0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet2.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet2.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet2.postedSwi                 0                       # number of software interrupts posted to CPU
system.realview.ethernet2.coalescedSwi            nan                       # average number of Swi's coalesced into each post
system.realview.ethernet2.totalSwi                  0                       # total number of Swi written to ISR
system.realview.ethernet2.postedRxIdle              0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet2.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet2.totalRxIdle               0                       # total number of RxIdle written to ISR
system.realview.ethernet2.postedRxOk                0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet2.coalescedRxOk           nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet2.totalRxOk                 0                       # total number of RxOk written to ISR
system.realview.ethernet2.postedRxDesc              0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet2.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet2.totalRxDesc               0                       # total number of RxDesc written to ISR
system.realview.ethernet2.postedTxOk                0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet2.coalescedTxOk           nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet2.totalTxOk                 0                       # total number of TxOk written to ISR
system.realview.ethernet2.postedTxIdle              0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet2.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet2.totalTxIdle               0                       # total number of TxIdle written to ISR
system.realview.ethernet2.postedTxDesc              0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet2.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet2.totalTxDesc               0                       # total number of TxDesc written to ISR
system.realview.ethernet2.postedRxOrn               0                       # number of RxOrn posted to CPU
system.realview.ethernet2.coalescedRxOrn          nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet2.totalRxOrn                0                       # total number of RxOrn written to ISR
system.realview.ethernet2.coalescedTotal          nan                       # average number of interrupts coalesced into each post
system.realview.ethernet2.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet2.droppedPackets            0                       # number of packets dropped
system.realview.ethernet3.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ethernet3.descDMAReads              0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet3.descDMAWrites             0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet3.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet3.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet3.postedSwi                 0                       # number of software interrupts posted to CPU
system.realview.ethernet3.coalescedSwi            nan                       # average number of Swi's coalesced into each post
system.realview.ethernet3.totalSwi                  0                       # total number of Swi written to ISR
system.realview.ethernet3.postedRxIdle              0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet3.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet3.totalRxIdle               0                       # total number of RxIdle written to ISR
system.realview.ethernet3.postedRxOk                0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet3.coalescedRxOk           nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet3.totalRxOk                 0                       # total number of RxOk written to ISR
system.realview.ethernet3.postedRxDesc              0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet3.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet3.totalRxDesc               0                       # total number of RxDesc written to ISR
system.realview.ethernet3.postedTxOk                0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet3.coalescedTxOk           nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet3.totalTxOk                 0                       # total number of TxOk written to ISR
system.realview.ethernet3.postedTxIdle              0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet3.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet3.totalTxIdle               0                       # total number of TxIdle written to ISR
system.realview.ethernet3.postedTxDesc              0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet3.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet3.totalTxDesc               0                       # total number of TxDesc written to ISR
system.realview.ethernet3.postedRxOrn               0                       # number of RxOrn posted to CPU
system.realview.ethernet3.coalescedRxOrn          nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet3.totalRxOrn                0                       # total number of RxOrn written to ISR
system.realview.ethernet3.coalescedTotal          nan                       # average number of interrupts coalesced into each post
system.realview.ethernet3.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet3.droppedPackets            0                       # number of packets dropped
system.realview.ethernet5.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ethernet5.descDMAReads              0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet5.descDMAWrites             0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet5.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet5.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet5.postedSwi                 0                       # number of software interrupts posted to CPU
system.realview.ethernet5.coalescedSwi            nan                       # average number of Swi's coalesced into each post
system.realview.ethernet5.totalSwi                  0                       # total number of Swi written to ISR
system.realview.ethernet5.postedRxIdle              0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet5.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet5.totalRxIdle               0                       # total number of RxIdle written to ISR
system.realview.ethernet5.postedRxOk                0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet5.coalescedRxOk           nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet5.totalRxOk                 0                       # total number of RxOk written to ISR
system.realview.ethernet5.postedRxDesc              0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet5.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet5.totalRxDesc               0                       # total number of RxDesc written to ISR
system.realview.ethernet5.postedTxOk                0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet5.coalescedTxOk           nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet5.totalTxOk                 0                       # total number of TxOk written to ISR
system.realview.ethernet5.postedTxIdle              0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet5.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet5.totalTxIdle               0                       # total number of TxIdle written to ISR
system.realview.ethernet5.postedTxDesc              0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet5.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet5.totalTxDesc               0                       # total number of TxDesc written to ISR
system.realview.ethernet5.postedRxOrn               0                       # number of RxOrn posted to CPU
system.realview.ethernet5.coalescedRxOrn          nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet5.totalRxOrn                0                       # total number of RxOrn written to ISR
system.realview.ethernet5.coalescedTotal          nan                       # average number of interrupts coalesced into each post
system.realview.ethernet5.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet5.droppedPackets            0                       # number of packets dropped
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.switch.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       566987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       286225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        14733                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 39323813236154                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              26498                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            298517                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4907                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       225263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46510                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       676301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       184547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb.walker.dma::system.l2.cpu_side         5129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb.walker.dma::system.l2.cpu_side        34066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                900043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     57700096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11006368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb.walker.dma::system.l2.cpu_side         8920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb.walker.dma::system.l2.cpu_side        60004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               68775388                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7410                       # Total snoops (count)
system.tol2bus.snoopTraffic                    115956                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           316055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247720                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 295297     93.43%     93.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20758      6.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             316055                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          507591848                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            20378                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         353045045                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          92123929                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1821949                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11968643                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3339                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
