<h1 id="id-2020-09-10HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>Releases review copy of Symphony ArchDef</li><li>Samsung 1x1 downsizer met 2 GHz/800 MHz out of the box</li></ul><h1 id="id-2020-09-10HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Continued support of Symphony System Parameters Document</li><li>Continued updates to CPRs when issues and conflicts discovered</li></ul><h1 id="id-2020-09-10HWSymphonyStatus-ArchitecturalPlans"><u style="font-size: 24.0px;letter-spacing: -0.01em;">Architectural Plans</u></h1><ul><li>Continued work on system parameters document.</li></ul><h1 id="id-2020-09-10HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li>Attended planning meetings discussing what tasks can be achieved by a date TBD for the AEs to begin testing Symphony</li><li>Maestro generated JSON checker<ul><li>Added ability to patch more issues.</li><li>Added more checks for ATUI APB PAM tables entries.</li></ul></li><li class="wiki-content">Enflame, Interrupt &amp; Config infrastructure<ul><li class="wiki-content">Fixed multiple verilator issues to get working with SW generated benches</li><li class="wiki-content">Told SW need to support designs without interrupt or configuration (Samsung 1x1 is an example)</li><li class="wiki-content">Helped Junie and Allan bringup design with config and fixed packets (ATP bus signal went from 108 bits to 20 bits)</li><li class="wiki-content">Updating blocks to match changes negotiated with SW.</li><li class="wiki-content">Helped Junie with configuring to solve packet size and slave error issues.</li></ul></li><li>Spyglass<ul><li>9 benches built, 1 bench failed to generated verilog</li><li>2 benches that built had fatal syntax errors</li><li>10 warnings on 2 of the 7 remaining benches</li></ul></li><li class="wiki-content">Synthesis &amp; Timing<ul><li class="wiki-content">TCL script failed to generated verilog (maestro changed).</li><li class="wiki-content">No synthesis results</li><li class="wiki-content">2 GHz/800 Mhz Samsung 1x1 meets timing</li><li class="wiki-content">No ULVT used</li></ul></li><li class="wiki-content">Narrows and Splitting<br/><ul><li class="wiki-content">Gave proposed splitting simplification rules to DV to evaluate schedule effects</li><li class="wiki-content">Fixed a bug associated with packing narrow data</li></ul></li><li class="wiki-content"> Exclusives<ul><li>Fixed a bug associated with apb surpressing writes with byte enables.</li><li>Added context piping to fix timing issues when context is large.<ul><li>Needed to add parameters to control piping to ATUTs.</li><li>This was caused by having to track outstanding write collisions against incoming exclusive reads.</li></ul></li><li>Fixed a bug associated with a write collision.</li><li>Changed logic to clear monitor on failed write (A simplification for DV).</li></ul></li><li>ROB<ul><li>Added parameters to ATUI to control piping based on Exclusive monitor timing work.</li></ul></li><li>Address Modes<ul><li>Fixed verilator issues associated Address Modes</li></ul></li><li> Striping<ul><li>Updated parameter format based on SW request.</li><li>Fixed bugs associated with wraps.</li></ul></li><li>TACHL coverage<ul><li>Low level effort.</li></ul></li><li>Samsung 1x1 downsizer<ul><li>Modified to remove QoS.</li></ul></li><li>Parameter Coverage<ul><li>Split out cover properties from CPR into separate files.</li></ul></li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Help SW integrate in pre mapped parameters into system parameter document.</li></ul><h1 id="id-2020-09-10HWSymphonyStatus-TimingandSpyGlassResults"><u>Timing and SpyGlass Results</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-09-10HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-09-10HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p style="margin-left: 30.0px;"><br/></p><p style="margin-left: 30.0px;"><br/></p>