<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3999" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3999{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3999{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3999{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3999{left:96px;bottom:1088px;}
#t5_3999{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3999{left:122px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_3999{left:122px;bottom:1044px;}
#t8_3999{left:148px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3999{left:122px;bottom:1020px;}
#ta_3999{left:148px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3999{left:96px;bottom:999px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tc_3999{left:96px;bottom:982px;letter-spacing:-0.14px;word-spacing:0.04px;}
#td_3999{left:70px;bottom:956px;}
#te_3999{left:96px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3999{left:96px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3999{left:96px;bottom:918px;}
#th_3999{left:122px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3999{left:96px;bottom:894px;}
#tj_3999{left:122px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3999{left:70px;bottom:867px;}
#tl_3999{left:96px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3999{left:96px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3999{left:96px;bottom:830px;}
#to_3999{left:122px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3999{left:96px;bottom:805px;}
#tq_3999{left:122px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3999{left:70px;bottom:779px;}
#ts_3999{left:96px;bottom:782px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tt_3999{left:96px;bottom:765px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tu_3999{left:70px;bottom:739px;}
#tv_3999{left:96px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tw_3999{left:96px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3999{left:70px;bottom:699px;}
#ty_3999{left:96px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3999{left:70px;bottom:676px;}
#t10_3999{left:96px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_3999{left:96px;bottom:663px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_3999{left:96px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t13_3999{left:70px;bottom:620px;}
#t14_3999{left:96px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3999{left:96px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3999{left:96px;bottom:582px;}
#t17_3999{left:122px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3999{left:96px;bottom:558px;}
#t19_3999{left:122px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3999{left:70px;bottom:508px;letter-spacing:-0.09px;}
#t1b_3999{left:156px;bottom:508px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1c_3999{left:70px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1d_3999{left:70px;bottom:457px;}
#t1e_3999{left:96px;bottom:460px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1f_3999{left:96px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3999{left:70px;bottom:417px;}
#t1h_3999{left:96px;bottom:421px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1i_3999{left:96px;bottom:404px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1j_3999{left:96px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3999{left:70px;bottom:361px;}
#t1l_3999{left:96px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_3999{left:96px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_3999{left:96px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_3999{left:70px;bottom:304px;}
#t1p_3999{left:96px;bottom:308px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t1q_3999{left:96px;bottom:291px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1r_3999{left:70px;bottom:265px;}
#t1s_3999{left:96px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_3999{left:96px;bottom:251px;letter-spacing:-0.18px;}
#t1u_3999{left:96px;bottom:227px;}
#t1v_3999{left:122px;bottom:227px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1w_3999{left:122px;bottom:210px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1x_3999{left:393px;bottom:217px;}
#t1y_3999{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1z_3999{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t20_3999{left:92px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_3999{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3999{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3999{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3999{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3999{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3999{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3999{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3999{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3999" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3999Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3999" style="-webkit-user-select: none;"><object width="935" height="1210" data="3999/3999.svg" type="image/svg+xml" id="pdf3999" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3999" class="t s1_3999">Vol. 3C </span><span id="t2_3999" class="t s1_3999">27-5 </span>
<span id="t3_3999" class="t s2_3999">VM ENTRIES </span>
<span id="t4_3999" class="t s3_3999">— </span><span id="t5_3999" class="t s3_3999">If “EPTP switching” VM-function control is 1, the “enable EPT” VM-execution control must also be 1. In </span>
<span id="t6_3999" class="t s3_3999">addition, the EPTP-list address must satisfy the following checks: </span>
<span id="t7_3999" class="t s4_3999">• </span><span id="t8_3999" class="t s3_3999">Bits 11:0 of the address must be 0. </span>
<span id="t9_3999" class="t s4_3999">• </span><span id="ta_3999" class="t s3_3999">The address must not set any bits beyond the processor’s physical-address width. </span>
<span id="tb_3999" class="t s3_3999">If the “enable VM functions” processor-based VM-execution control is 0, no checks are performed on the VM- </span>
<span id="tc_3999" class="t s3_3999">function controls. </span>
<span id="td_3999" class="t s5_3999">• </span><span id="te_3999" class="t s3_3999">If the “VMCS shadowing” VM-execution control is 1, the VMREAD-bitmap and VMWRITE-bitmap addresses </span>
<span id="tf_3999" class="t s3_3999">must each satisfy the following checks: </span>
<span id="tg_3999" class="t s3_3999">— </span><span id="th_3999" class="t s3_3999">Bits 11:0 of the address must be 0. </span>
<span id="ti_3999" class="t s3_3999">— </span><span id="tj_3999" class="t s3_3999">The address must not set any bits beyond the processor’s physical-address width. </span>
<span id="tk_3999" class="t s5_3999">• </span><span id="tl_3999" class="t s3_3999">If the “EPT-violation #VE” VM-execution control is 1, the virtualization-exception information address must </span>
<span id="tm_3999" class="t s3_3999">satisfy the following checks: </span>
<span id="tn_3999" class="t s3_3999">— </span><span id="to_3999" class="t s3_3999">Bits 11:0 of the address must be 0. </span>
<span id="tp_3999" class="t s3_3999">— </span><span id="tq_3999" class="t s3_3999">The address must not set any bits beyond the processor’s physical-address width. </span>
<span id="tr_3999" class="t s5_3999">• </span><span id="ts_3999" class="t s3_3999">If the logical processor is operating with Intel PT enabled (if IA32_RTIT_CTL.TraceEn = 1) at the time of </span>
<span id="tt_3999" class="t s3_3999">VM entry, the “load IA32_RTIT_CTL” VM-entry control must be 0. </span>
<span id="tu_3999" class="t s5_3999">• </span><span id="tv_3999" class="t s3_3999">If the “Intel PT uses guest physical addresses” VM-execution control is 1, the “load IA32_RTIT_CTL” VM-entry </span>
<span id="tw_3999" class="t s3_3999">control and the “clear IA32_RTIT_CTL” VM-exit control must both be 1. </span>
<span id="tx_3999" class="t s5_3999">• </span><span id="ty_3999" class="t s3_3999">If the “use TSC scaling” VM-execution control is 1, the TSC-multiplier must not be zero. </span>
<span id="tz_3999" class="t s5_3999">• </span><span id="t10_3999" class="t s3_3999">If the “enable HLAT” VM-execution control is 1, the following bits in the HLATP VM-execution control field (see </span>
<span id="t11_3999" class="t s3_3999">Table 25-12 in Section 25.6.23) must be zero: bits 2:0, bits 11:5, and bits beyond the processor’s physical- </span>
<span id="t12_3999" class="t s3_3999">address width. </span>
<span id="t13_3999" class="t s5_3999">• </span><span id="t14_3999" class="t s3_3999">If the “PASID translation” VM-execution control is 1, the low PASID directory address and the high PASID </span>
<span id="t15_3999" class="t s3_3999">directory address must each satisfy the following checks: </span>
<span id="t16_3999" class="t s3_3999">— </span><span id="t17_3999" class="t s3_3999">Bits 11:0 of the address must be 0. </span>
<span id="t18_3999" class="t s3_3999">— </span><span id="t19_3999" class="t s3_3999">The address must not set any bits beyond the processor’s physical-address width. </span>
<span id="t1a_3999" class="t s6_3999">27.2.1.2 </span><span id="t1b_3999" class="t s6_3999">VM-Exit Control Fields </span>
<span id="t1c_3999" class="t s3_3999">VM entries perform the following checks on the VM-exit control fields. </span>
<span id="t1d_3999" class="t s5_3999">• </span><span id="t1e_3999" class="t s3_3999">Reserved bits in the primary VM-exit controls must be set properly. Software may consult the VMX capability </span>
<span id="t1f_3999" class="t s3_3999">MSRs to determine the proper settings (see Appendix A.4.1). </span>
<span id="t1g_3999" class="t s5_3999">• </span><span id="t1h_3999" class="t s3_3999">If the “activate secondary controls” primary VM-exit control is 1, reserved bits in the secondary VM-exit </span>
<span id="t1i_3999" class="t s3_3999">controls must be cleared. Software may consult the VMX capability MSRs to determine which bits are reserved </span>
<span id="t1j_3999" class="t s3_3999">(see Appendix A.4.2). </span>
<span id="t1k_3999" class="t s5_3999">• </span><span id="t1l_3999" class="t s3_3999">If the “activate secondary controls” primary VM-exit control is 0 (or if the processor does not support the 1- </span>
<span id="t1m_3999" class="t s3_3999">setting of that control), no checks are performed on the secondary VM-exit controls. The logical processor </span>
<span id="t1n_3999" class="t s3_3999">operates as if all the secondary VM-exit controls were 0. </span>
<span id="t1o_3999" class="t s5_3999">• </span><span id="t1p_3999" class="t s3_3999">If the “activate VMX-preemption timer” VM-execution control is 0, the “save VMX-preemption timer value” VM- </span>
<span id="t1q_3999" class="t s3_3999">exit control must also be 0. </span>
<span id="t1r_3999" class="t s5_3999">• </span><span id="t1s_3999" class="t s3_3999">The following checks are performed for the VM-exit MSR-store address if the VM-exit MSR-store count field is </span>
<span id="t1t_3999" class="t s3_3999">non-zero: </span>
<span id="t1u_3999" class="t s3_3999">— </span><span id="t1v_3999" class="t s3_3999">The lower 4 bits of the VM-exit MSR-store address must be 0. The address should not set any bits beyond </span>
<span id="t1w_3999" class="t s3_3999">the processor’s physical-address width. </span>
<span id="t1x_3999" class="t s7_3999">1 </span>
<span id="t1y_3999" class="t s8_3999">1. </span><span id="t1z_3999" class="t s8_3999">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t20_3999" class="t s8_3999">width is returned in bits 7:0 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
