Output for test 105: and, xor
Assembly:

.orig x3000

; R0 = 0xFFFF
lea r7 all
ldw r0 r7 #0

; 0xFFFF & 0x0000
and r6 r0 r6

; 0xFFFF ^ 0x0000
xor r5 r0 r5

; R0 = 0xF0F0
lea r7 alt
ldw r0 r7 #0

; R1 = 0xA5A5
lea r7 alt2
ldw r1 r7 #0

; 0xF0F0 & 0xA5A5
and r4 r0 r1

; 0xF0F0 ^ 0xA5A5
xor r3 r0 r1

; R0 = R1 = 0xFE12
lea r7 alt3
ldw r0 r7 #0
ldw r1 r7 #0

; 0xFE12 & 0xFFF0
and r0 r0 #-16

; 0xFE12 ^ 0x000F
xor r1 r1 #15

halt
zero .fill x0
all .fill xFFFF
alt .fill xF0F0
alt2 .fill xA5A5
alt3 .fill xFE12
.end

; R0 = 0xFE10
; R1 = 0xFE1D
; R2 = 0x0000
; R3 = 0x5555
; R4 = 0xA0A0
; R5 = 0xFFFF
; R6 = 0x0000

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode3

Read 21 words from program into memory.

LC-3b-SIM> 
Simulating...

in microsequencer
CYCLE_COUNT = 0
state number = 18
current pc = 0x3000
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3000
putting busval into MAR
loading new pc
old PC = 0x3000, new PC = 0x3002

in microsequencer
CYCLE_COUNT = 1
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 2
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 3
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 4
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 5
state number = 33
current pc = 0x3002
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 6
state number = 35
current pc = 0x3002
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee10

in microsequencer
CYCLE_COUNT = 7
state number = 32
current pc = 0x3002
IRD = 1
CURRENT_LATCHES.IR = 0xee10
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 8
state number = 14
current pc = 0x3002
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3022
loading BUS = 0x3022, into REGS[7]

in microsequencer
CYCLE_COUNT = 9
state number = 18
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3002
putting busval into MAR
loading new pc
old PC = 0x3002, new PC = 0x3004

in microsequencer
CYCLE_COUNT = 10
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 11
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 12
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 13
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 14
state number = 33
current pc = 0x3004
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 15
state number = 35
current pc = 0x3004
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 16
state number = 32
current pc = 0x3004
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 17
state number = 6
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3022
putting busval into MAR

in microsequencer
CYCLE_COUNT = 18
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 19
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 20
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 21
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 22
state number = 25
current pc = 0x3004
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 23
state number = 27
current pc = 0x3004
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xffff
loading BUS = 0xffff, into REGS[0]

in microsequencer
CYCLE_COUNT = 24
state number = 18
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3004
putting busval into MAR
loading new pc
old PC = 0x3004, new PC = 0x3006

in microsequencer
CYCLE_COUNT = 25
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x5c06

in microsequencer
CYCLE_COUNT = 26
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x5c06

in microsequencer
CYCLE_COUNT = 27
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x5c06

in microsequencer
CYCLE_COUNT = 28
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x5c06

in microsequencer
CYCLE_COUNT = 29
state number = 33
current pc = 0x3006
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x5c06

in microsequencer
CYCLE_COUNT = 30
state number = 35
current pc = 0x3006
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X5c06

in microsequencer
CYCLE_COUNT = 31
state number = 32
current pc = 0x3006
IRD = 1
CURRENT_LATCHES.IR = 0x5c06
opcode = 5
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 32
state number = 5
current pc = 0x3006
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0000
loading BUS = 0x0000, into REGS[6]

in microsequencer
CYCLE_COUNT = 33
state number = 18
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3006
putting busval into MAR
loading new pc
old PC = 0x3006, new PC = 0x3008

in microsequencer
CYCLE_COUNT = 34
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x9a05

in microsequencer
CYCLE_COUNT = 35
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x9a05

in microsequencer
CYCLE_COUNT = 36
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x9a05

in microsequencer
CYCLE_COUNT = 37
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x9a05

in microsequencer
CYCLE_COUNT = 38
state number = 33
current pc = 0x3008
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x9a05

in microsequencer
CYCLE_COUNT = 39
state number = 35
current pc = 0x3008
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X9a05

in microsequencer
CYCLE_COUNT = 40
state number = 32
current pc = 0x3008
IRD = 1
CURRENT_LATCHES.IR = 0x9a05
opcode = 9
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 41
state number = 9
current pc = 0x3008
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffff
loading BUS = 0xffff, into REGS[5]

in microsequencer
CYCLE_COUNT = 42
state number = 18
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3008
putting busval into MAR
loading new pc
old PC = 0x3008, new PC = 0x300a

in microsequencer
CYCLE_COUNT = 43
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0xee0d

in microsequencer
CYCLE_COUNT = 44
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0xee0d

in microsequencer
CYCLE_COUNT = 45
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0xee0d

in microsequencer
CYCLE_COUNT = 46
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0xee0d

in microsequencer
CYCLE_COUNT = 47
state number = 33
current pc = 0x300a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0xee0d

in microsequencer
CYCLE_COUNT = 48
state number = 35
current pc = 0x300a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee0d

in microsequencer
CYCLE_COUNT = 49
state number = 32
current pc = 0x300a
IRD = 1
CURRENT_LATCHES.IR = 0xee0d
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 50
state number = 14
current pc = 0x300a
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3024
loading BUS = 0x3024, into REGS[7]

in microsequencer
CYCLE_COUNT = 51
state number = 18
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300a
putting busval into MAR
loading new pc
old PC = 0x300a, new PC = 0x300c

in microsequencer
CYCLE_COUNT = 52
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 53
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 54
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 55
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 56
state number = 33
current pc = 0x300c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 57
state number = 35
current pc = 0x300c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 58
state number = 32
current pc = 0x300c
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 59
state number = 6
current pc = 0x300c
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3024
putting busval into MAR

in microsequencer
CYCLE_COUNT = 60
state number = 25
current pc = 0x300c
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xf0f0

in microsequencer
CYCLE_COUNT = 61
state number = 25
current pc = 0x300c
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xf0f0

in microsequencer
CYCLE_COUNT = 62
state number = 25
current pc = 0x300c
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xf0f0

in microsequencer
CYCLE_COUNT = 63
state number = 25
current pc = 0x300c
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xf0f0

in microsequencer
CYCLE_COUNT = 64
state number = 25
current pc = 0x300c
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xf0f0

in microsequencer
CYCLE_COUNT = 65
state number = 27
current pc = 0x300c
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xf0f0
loading BUS = 0xf0f0, into REGS[0]

in microsequencer
CYCLE_COUNT = 66
state number = 18
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300c
putting busval into MAR
loading new pc
old PC = 0x300c, new PC = 0x300e

in microsequencer
CYCLE_COUNT = 67
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee0c

in microsequencer
CYCLE_COUNT = 68
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee0c

in microsequencer
CYCLE_COUNT = 69
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee0c

in microsequencer
CYCLE_COUNT = 70
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee0c

in microsequencer
CYCLE_COUNT = 71
state number = 33
current pc = 0x300e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee0c

in microsequencer
CYCLE_COUNT = 72
state number = 35
current pc = 0x300e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee0c

in microsequencer
CYCLE_COUNT = 73
state number = 32
current pc = 0x300e
IRD = 1
CURRENT_LATCHES.IR = 0xee0c
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 74
state number = 14
current pc = 0x300e
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3026
loading BUS = 0x3026, into REGS[7]

in microsequencer
CYCLE_COUNT = 75
state number = 18
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300e
putting busval into MAR
loading new pc
old PC = 0x300e, new PC = 0x3010

in microsequencer
CYCLE_COUNT = 76
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 77
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 78
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 79
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 80
state number = 33
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 81
state number = 35
current pc = 0x3010
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 82
state number = 32
current pc = 0x3010
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 83
state number = 6
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3026
putting busval into MAR

in microsequencer
CYCLE_COUNT = 84
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0xa5a5

in microsequencer
CYCLE_COUNT = 85
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0xa5a5

in microsequencer
CYCLE_COUNT = 86
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0xa5a5

in microsequencer
CYCLE_COUNT = 87
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0xa5a5

in microsequencer
CYCLE_COUNT = 88
state number = 25
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0xa5a5

in microsequencer
CYCLE_COUNT = 89
state number = 27
current pc = 0x3010
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xa5a5
loading BUS = 0xa5a5, into REGS[1]

in microsequencer
CYCLE_COUNT = 90
state number = 18
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3010
putting busval into MAR
loading new pc
old PC = 0x3010, new PC = 0x3012

in microsequencer
CYCLE_COUNT = 91
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0x5801

in microsequencer
CYCLE_COUNT = 92
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0x5801

in microsequencer
CYCLE_COUNT = 93
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0x5801

in microsequencer
CYCLE_COUNT = 94
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0x5801

in microsequencer
CYCLE_COUNT = 95
state number = 33
current pc = 0x3012
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0x5801

in microsequencer
CYCLE_COUNT = 96
state number = 35
current pc = 0x3012
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X5801

in microsequencer
CYCLE_COUNT = 97
state number = 32
current pc = 0x3012
IRD = 1
CURRENT_LATCHES.IR = 0x5801
opcode = 5
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 98
state number = 5
current pc = 0x3012
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xa0a0
loading BUS = 0xa0a0, into REGS[4]

in microsequencer
CYCLE_COUNT = 99
state number = 18
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3012
putting busval into MAR
loading new pc
old PC = 0x3012, new PC = 0x3014

in microsequencer
CYCLE_COUNT = 100
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x9601

in microsequencer
CYCLE_COUNT = 101
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x9601

in microsequencer
CYCLE_COUNT = 102
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x9601

in microsequencer
CYCLE_COUNT = 103
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x9601

in microsequencer
CYCLE_COUNT = 104
state number = 33
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x9601

in microsequencer
CYCLE_COUNT = 105
state number = 35
current pc = 0x3014
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X9601

in microsequencer
CYCLE_COUNT = 106
state number = 32
current pc = 0x3014
IRD = 1
CURRENT_LATCHES.IR = 0x9601
opcode = 9
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 107
state number = 9
current pc = 0x3014
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X5555
loading BUS = 0x5555, into REGS[3]

in microsequencer
CYCLE_COUNT = 108
state number = 18
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3014
putting busval into MAR
loading new pc
old PC = 0x3014, new PC = 0x3016

in microsequencer
CYCLE_COUNT = 109
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0xee09

in microsequencer
CYCLE_COUNT = 110
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0xee09

in microsequencer
CYCLE_COUNT = 111
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0xee09

in microsequencer
CYCLE_COUNT = 112
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0xee09

in microsequencer
CYCLE_COUNT = 113
state number = 33
current pc = 0x3016
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0xee09

in microsequencer
CYCLE_COUNT = 114
state number = 35
current pc = 0x3016
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee09

in microsequencer
CYCLE_COUNT = 115
state number = 32
current pc = 0x3016
IRD = 1
CURRENT_LATCHES.IR = 0xee09
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 116
state number = 14
current pc = 0x3016
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3028
loading BUS = 0x3028, into REGS[7]

in microsequencer
CYCLE_COUNT = 117
state number = 18
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3016
putting busval into MAR
loading new pc
old PC = 0x3016, new PC = 0x3018

in microsequencer
CYCLE_COUNT = 118
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 119
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 120
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 121
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 122
state number = 33
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 123
state number = 35
current pc = 0x3018
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 124
state number = 32
current pc = 0x3018
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 125
state number = 6
current pc = 0x3018
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3028
putting busval into MAR

in microsequencer
CYCLE_COUNT = 126
state number = 25
current pc = 0x3018
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 127
state number = 25
current pc = 0x3018
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 128
state number = 25
current pc = 0x3018
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 129
state number = 25
current pc = 0x3018
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 130
state number = 25
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 131
state number = 27
current pc = 0x3018
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xfe12
loading BUS = 0xfe12, into REGS[0]

in microsequencer
CYCLE_COUNT = 132
state number = 18
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3018
putting busval into MAR
loading new pc
old PC = 0x3018, new PC = 0x301a

in microsequencer
CYCLE_COUNT = 133
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 134
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 135
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 136
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 137
state number = 33
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 138
state number = 35
current pc = 0x301a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 139
state number = 32
current pc = 0x301a
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 140
state number = 6
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3028
putting busval into MAR

in microsequencer
CYCLE_COUNT = 141
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 142
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 143
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 144
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 145
state number = 25
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0xfe12

in microsequencer
CYCLE_COUNT = 146
state number = 27
current pc = 0x301a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xfe12
loading BUS = 0xfe12, into REGS[1]

in microsequencer
CYCLE_COUNT = 147
state number = 18
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301a
putting busval into MAR
loading new pc
old PC = 0x301a, new PC = 0x301c

in microsequencer
CYCLE_COUNT = 148
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0x5030

in microsequencer
CYCLE_COUNT = 149
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0x5030

in microsequencer
CYCLE_COUNT = 150
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0x5030

in microsequencer
CYCLE_COUNT = 151
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0x5030

in microsequencer
CYCLE_COUNT = 152
state number = 33
current pc = 0x301c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0x5030

in microsequencer
CYCLE_COUNT = 153
state number = 35
current pc = 0x301c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X5030

in microsequencer
CYCLE_COUNT = 154
state number = 32
current pc = 0x301c
IRD = 1
CURRENT_LATCHES.IR = 0x5030
opcode = 5
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 155
state number = 5
current pc = 0x301c
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xfe10
loading BUS = 0xfe10, into REGS[0]

in microsequencer
CYCLE_COUNT = 156
state number = 18
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301c
putting busval into MAR
loading new pc
old PC = 0x301c, new PC = 0x301e

in microsequencer
CYCLE_COUNT = 157
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x926f

in microsequencer
CYCLE_COUNT = 158
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x926f

in microsequencer
CYCLE_COUNT = 159
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x926f

in microsequencer
CYCLE_COUNT = 160
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x926f

in microsequencer
CYCLE_COUNT = 161
state number = 33
current pc = 0x301e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x926f

in microsequencer
CYCLE_COUNT = 162
state number = 35
current pc = 0x301e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X926f

in microsequencer
CYCLE_COUNT = 163
state number = 32
current pc = 0x301e
IRD = 1
CURRENT_LATCHES.IR = 0x926f
opcode = 9
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 164
state number = 9
current pc = 0x301e
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xfe1d
loading BUS = 0xfe1d, into REGS[1]

in microsequencer
CYCLE_COUNT = 165
state number = 18
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301e
putting busval into MAR
loading new pc
old PC = 0x301e, new PC = 0x3020

in microsequencer
CYCLE_COUNT = 166
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 167
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 168
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 169
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 170
state number = 33
current pc = 0x3020
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 171
state number = 35
current pc = 0x3020
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xf025

in microsequencer
CYCLE_COUNT = 172
state number = 32
current pc = 0x3020
IRD = 1
CURRENT_LATCHES.IR = 0xf025
opcode = 15
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 173
state number = 15
current pc = 0x3020
IRD = 0
j = 28
in cycle_memory
in drive_bus
marmux = 0, putting lshf(zext(IR)) on bus
IR = 0xf025
busVal = 0X004a
putting busval into MAR

in microsequencer
CYCLE_COUNT = 174
state number = 28
current pc = 0x3020
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3020
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3020, into REGS[7]

in microsequencer
CYCLE_COUNT = 175
state number = 28
current pc = 0x3020
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3020
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3020, into REGS[7]

in microsequencer
CYCLE_COUNT = 176
state number = 28
current pc = 0x3020
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3020
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3020, into REGS[7]

in microsequencer
CYCLE_COUNT = 177
state number = 28
current pc = 0x3020
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3020
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3020, into REGS[7]

in microsequencer
CYCLE_COUNT = 178
state number = 28
current pc = 0x3020
IRD = 0
READY = 1, incrementing j by 2
j = 30
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
putting current pc on bus
current pc = 0x3020
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3020, into REGS[7]

in microsequencer
CYCLE_COUNT = 179
state number = 30
current pc = 0x3020
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0000
loading new pc
old PC = 0x3020, new PC = 0x0000

Simulator halted

LC-3b-SIM> 

Current register/bus values :
-------------------------------------
Cycle Count  : 180
PC           : 0x0000
IR           : 0xf025
STATE_NUMBER : 0x0012

BUS          : 0x0000
MDR          : 0x0000
MAR          : 0x004a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfe10
1: 0xfe1d
2: 0x0000
3: 0x5555
4: 0xa0a0
5: 0xffff
6: 0x0000
7: 0x3020

LC-3b-SIM> 
Bye.
