// Seed: 681874501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_19 = !1;
endmodule
module module_0 #(
    parameter id_4 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    module_1,
    id_6
);
  output logic [7:0] id_6;
  output tri0 id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1;
  assign id_6[id_4] = -1 ? 1'b0 : id_3;
  wor id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_2,
      id_2,
      id_3,
      id_7,
      id_7,
      id_3,
      id_7,
      id_7,
      id_2,
      id_2,
      id_2,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_5
  );
  logic id_8;
  ;
  wire id_9;
endmodule
