#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59dc90c878b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59dc90c87a40 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x59dc90c9aa20 .functor NOT 1, L_0x59dc90cc0a80, C4<0>, C4<0>, C4<0>;
L_0x59dc90cc07e0 .functor XOR 1, L_0x59dc90cc06a0, L_0x59dc90cc0740, C4<0>, C4<0>;
L_0x59dc90cc0970 .functor XOR 1, L_0x59dc90cc07e0, L_0x59dc90cc08a0, C4<0>, C4<0>;
v0x59dc90cbcde0_0 .net *"_ivl_10", 0 0, L_0x59dc90cc08a0;  1 drivers
v0x59dc90cbcee0_0 .net *"_ivl_12", 0 0, L_0x59dc90cc0970;  1 drivers
v0x59dc90cbcfc0_0 .net *"_ivl_2", 0 0, L_0x59dc90cc0600;  1 drivers
v0x59dc90cbd080_0 .net *"_ivl_4", 0 0, L_0x59dc90cc06a0;  1 drivers
v0x59dc90cbd160_0 .net *"_ivl_6", 0 0, L_0x59dc90cc0740;  1 drivers
v0x59dc90cbd290_0 .net *"_ivl_8", 0 0, L_0x59dc90cc07e0;  1 drivers
v0x59dc90cbd370_0 .net "a", 0 0, v0x59dc90cba0b0_0;  1 drivers
v0x59dc90cbd410_0 .net "b", 0 0, v0x59dc90cba150_0;  1 drivers
v0x59dc90cbd4b0_0 .net "c", 0 0, v0x59dc90cba1f0_0;  1 drivers
v0x59dc90cbd550_0 .var "clk", 0 0;
v0x59dc90cbd5f0_0 .net "d", 0 0, v0x59dc90cba330_0;  1 drivers
v0x59dc90cbd690_0 .net "q_dut", 0 0, L_0x59dc90cc03c0;  1 drivers
v0x59dc90cbd730_0 .net "q_ref", 0 0, L_0x59dc90c76b60;  1 drivers
v0x59dc90cbd7d0_0 .var/2u "stats1", 159 0;
v0x59dc90cbd870_0 .var/2u "strobe", 0 0;
v0x59dc90cbd910_0 .net "tb_match", 0 0, L_0x59dc90cc0a80;  1 drivers
v0x59dc90cbd9d0_0 .net "tb_mismatch", 0 0, L_0x59dc90c9aa20;  1 drivers
v0x59dc90cbda90_0 .net "wavedrom_enable", 0 0, v0x59dc90cba420_0;  1 drivers
v0x59dc90cbdb30_0 .net "wavedrom_title", 511 0, v0x59dc90cba4c0_0;  1 drivers
L_0x59dc90cc0600 .concat [ 1 0 0 0], L_0x59dc90c76b60;
L_0x59dc90cc06a0 .concat [ 1 0 0 0], L_0x59dc90c76b60;
L_0x59dc90cc0740 .concat [ 1 0 0 0], L_0x59dc90cc03c0;
L_0x59dc90cc08a0 .concat [ 1 0 0 0], L_0x59dc90c76b60;
L_0x59dc90cc0a80 .cmp/eeq 1, L_0x59dc90cc0600, L_0x59dc90cc0970;
S_0x59dc90c8c370 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x59dc90c87a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59dc90c76b60 .functor OR 1, v0x59dc90cba1f0_0, v0x59dc90cba150_0, C4<0>, C4<0>;
v0x59dc90c9abc0_0 .net "a", 0 0, v0x59dc90cba0b0_0;  alias, 1 drivers
v0x59dc90c9ac60_0 .net "b", 0 0, v0x59dc90cba150_0;  alias, 1 drivers
v0x59dc90c76cc0_0 .net "c", 0 0, v0x59dc90cba1f0_0;  alias, 1 drivers
v0x59dc90c76d60_0 .net "d", 0 0, v0x59dc90cba330_0;  alias, 1 drivers
v0x59dc90cb96f0_0 .net "q", 0 0, L_0x59dc90c76b60;  alias, 1 drivers
S_0x59dc90cb98a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x59dc90c87a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x59dc90cba0b0_0 .var "a", 0 0;
v0x59dc90cba150_0 .var "b", 0 0;
v0x59dc90cba1f0_0 .var "c", 0 0;
v0x59dc90cba290_0 .net "clk", 0 0, v0x59dc90cbd550_0;  1 drivers
v0x59dc90cba330_0 .var "d", 0 0;
v0x59dc90cba420_0 .var "wavedrom_enable", 0 0;
v0x59dc90cba4c0_0 .var "wavedrom_title", 511 0;
E_0x59dc90c87360/0 .event negedge, v0x59dc90cba290_0;
E_0x59dc90c87360/1 .event posedge, v0x59dc90cba290_0;
E_0x59dc90c87360 .event/or E_0x59dc90c87360/0, E_0x59dc90c87360/1;
E_0x59dc90c875b0 .event posedge, v0x59dc90cba290_0;
E_0x59dc90c6f820 .event negedge, v0x59dc90cba290_0;
S_0x59dc90cb9bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x59dc90cb98a0;
 .timescale -12 -12;
v0x59dc90cb9db0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x59dc90cb9eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x59dc90cb98a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x59dc90cba620 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x59dc90c87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59dc90c8cda0 .functor AND 1, L_0x59dc90cbdce0, L_0x59dc90cbde10, C4<1>, C4<1>;
L_0x59dc90cbdfb0 .functor AND 1, L_0x59dc90c8cda0, L_0x59dc90cbdf10, C4<1>, C4<1>;
L_0x59dc90cbe070 .functor AND 1, L_0x59dc90cbdfb0, v0x59dc90cba330_0, C4<1>, C4<1>;
L_0x59dc90cbe330 .functor AND 1, L_0x59dc90cbe1c0, L_0x59dc90cbe290, C4<1>, C4<1>;
L_0x59dc90cbe450 .functor AND 1, L_0x59dc90cbe330, v0x59dc90cba1f0_0, C4<1>, C4<1>;
L_0x59dc90cbe510 .functor OR 1, L_0x59dc90cbe070, L_0x59dc90cbe450, C4<0>, C4<0>;
L_0x59dc90cbe740 .functor AND 1, L_0x59dc90cbe660, v0x59dc90cba150_0, C4<1>, C4<1>;
L_0x59dc90cbe8a0 .functor AND 1, L_0x59dc90cbe740, L_0x59dc90cbe800, C4<1>, C4<1>;
L_0x59dc90cbea00 .functor AND 1, L_0x59dc90cbe8a0, v0x59dc90cba330_0, C4<1>, C4<1>;
L_0x59dc90cbeac0 .functor OR 1, L_0x59dc90cbe510, L_0x59dc90cbea00, C4<0>, C4<0>;
L_0x59dc90cbed20 .functor AND 1, L_0x59dc90cbec30, v0x59dc90cba150_0, C4<1>, C4<1>;
L_0x59dc90cbeea0 .functor AND 1, L_0x59dc90cbed20, v0x59dc90cba1f0_0, C4<1>, C4<1>;
L_0x59dc90cbf0e0 .functor OR 1, L_0x59dc90cbeac0, L_0x59dc90cbeea0, C4<0>, C4<0>;
L_0x59dc90cbf290 .functor AND 1, v0x59dc90cba0b0_0, L_0x59dc90cbf1f0, C4<1>, C4<1>;
L_0x59dc90cbf070 .functor AND 1, L_0x59dc90cbf290, L_0x59dc90cbf4e0, C4<1>, C4<1>;
L_0x59dc90cbf6d0 .functor AND 1, L_0x59dc90cbf070, L_0x59dc90cbf630, C4<1>, C4<1>;
L_0x59dc90cbf870 .functor OR 1, L_0x59dc90cbf0e0, L_0x59dc90cbf6d0, C4<0>, C4<0>;
L_0x59dc90cbfa90 .functor AND 1, v0x59dc90cba0b0_0, L_0x59dc90cbf980, C4<1>, C4<1>;
L_0x59dc90cbfbf0 .functor AND 1, L_0x59dc90cbfa90, v0x59dc90cba1f0_0, C4<1>, C4<1>;
L_0x59dc90cbfcb0 .functor OR 1, L_0x59dc90cbf870, L_0x59dc90cbfbf0, C4<0>, C4<0>;
L_0x59dc90cbfe70 .functor AND 1, v0x59dc90cba0b0_0, v0x59dc90cba150_0, C4<1>, C4<1>;
L_0x59dc90cbfee0 .functor AND 1, L_0x59dc90cbfe70, L_0x59dc90cbfb50, C4<1>, C4<1>;
L_0x59dc90cc00b0 .functor OR 1, L_0x59dc90cbfcb0, L_0x59dc90cbfee0, C4<0>, C4<0>;
L_0x59dc90cc01c0 .functor AND 1, v0x59dc90cba0b0_0, v0x59dc90cba150_0, C4<1>, C4<1>;
L_0x59dc90cc0300 .functor AND 1, L_0x59dc90cc01c0, v0x59dc90cba1f0_0, C4<1>, C4<1>;
L_0x59dc90cc03c0 .functor OR 1, L_0x59dc90cc00b0, L_0x59dc90cc0300, C4<0>, C4<0>;
v0x59dc90cba800_0 .net *"_ivl_1", 0 0, L_0x59dc90cbdce0;  1 drivers
v0x59dc90cba8c0_0 .net *"_ivl_11", 0 0, L_0x59dc90cbe070;  1 drivers
v0x59dc90cba980_0 .net *"_ivl_13", 0 0, L_0x59dc90cbe1c0;  1 drivers
v0x59dc90cbaa50_0 .net *"_ivl_15", 0 0, L_0x59dc90cbe290;  1 drivers
v0x59dc90cbab10_0 .net *"_ivl_17", 0 0, L_0x59dc90cbe330;  1 drivers
v0x59dc90cbac20_0 .net *"_ivl_19", 0 0, L_0x59dc90cbe450;  1 drivers
v0x59dc90cbace0_0 .net *"_ivl_21", 0 0, L_0x59dc90cbe510;  1 drivers
v0x59dc90cbada0_0 .net *"_ivl_23", 0 0, L_0x59dc90cbe660;  1 drivers
v0x59dc90cbae60_0 .net *"_ivl_25", 0 0, L_0x59dc90cbe740;  1 drivers
v0x59dc90cbaf20_0 .net *"_ivl_27", 0 0, L_0x59dc90cbe800;  1 drivers
v0x59dc90cbafe0_0 .net *"_ivl_29", 0 0, L_0x59dc90cbe8a0;  1 drivers
v0x59dc90cbb0a0_0 .net *"_ivl_3", 0 0, L_0x59dc90cbde10;  1 drivers
v0x59dc90cbb160_0 .net *"_ivl_31", 0 0, L_0x59dc90cbea00;  1 drivers
v0x59dc90cbb220_0 .net *"_ivl_33", 0 0, L_0x59dc90cbeac0;  1 drivers
v0x59dc90cbb2e0_0 .net *"_ivl_35", 0 0, L_0x59dc90cbec30;  1 drivers
v0x59dc90cbb3a0_0 .net *"_ivl_37", 0 0, L_0x59dc90cbed20;  1 drivers
v0x59dc90cbb460_0 .net *"_ivl_39", 0 0, L_0x59dc90cbeea0;  1 drivers
v0x59dc90cbb520_0 .net *"_ivl_41", 0 0, L_0x59dc90cbf0e0;  1 drivers
v0x59dc90cbb5e0_0 .net *"_ivl_43", 0 0, L_0x59dc90cbf1f0;  1 drivers
v0x59dc90cbb6a0_0 .net *"_ivl_45", 0 0, L_0x59dc90cbf290;  1 drivers
v0x59dc90cbb760_0 .net *"_ivl_47", 0 0, L_0x59dc90cbf4e0;  1 drivers
v0x59dc90cbb820_0 .net *"_ivl_49", 0 0, L_0x59dc90cbf070;  1 drivers
v0x59dc90cbb8e0_0 .net *"_ivl_5", 0 0, L_0x59dc90c8cda0;  1 drivers
v0x59dc90cbb9a0_0 .net *"_ivl_51", 0 0, L_0x59dc90cbf630;  1 drivers
v0x59dc90cbba60_0 .net *"_ivl_53", 0 0, L_0x59dc90cbf6d0;  1 drivers
v0x59dc90cbbb20_0 .net *"_ivl_55", 0 0, L_0x59dc90cbf870;  1 drivers
v0x59dc90cbbbe0_0 .net *"_ivl_57", 0 0, L_0x59dc90cbf980;  1 drivers
v0x59dc90cbbca0_0 .net *"_ivl_59", 0 0, L_0x59dc90cbfa90;  1 drivers
v0x59dc90cbbd60_0 .net *"_ivl_61", 0 0, L_0x59dc90cbfbf0;  1 drivers
v0x59dc90cbbe20_0 .net *"_ivl_63", 0 0, L_0x59dc90cbfcb0;  1 drivers
v0x59dc90cbbee0_0 .net *"_ivl_65", 0 0, L_0x59dc90cbfe70;  1 drivers
v0x59dc90cbbfa0_0 .net *"_ivl_67", 0 0, L_0x59dc90cbfb50;  1 drivers
v0x59dc90cbc060_0 .net *"_ivl_69", 0 0, L_0x59dc90cbfee0;  1 drivers
v0x59dc90cbc330_0 .net *"_ivl_7", 0 0, L_0x59dc90cbdf10;  1 drivers
v0x59dc90cbc3f0_0 .net *"_ivl_71", 0 0, L_0x59dc90cc00b0;  1 drivers
v0x59dc90cbc4b0_0 .net *"_ivl_73", 0 0, L_0x59dc90cc01c0;  1 drivers
v0x59dc90cbc570_0 .net *"_ivl_75", 0 0, L_0x59dc90cc0300;  1 drivers
v0x59dc90cbc630_0 .net *"_ivl_9", 0 0, L_0x59dc90cbdfb0;  1 drivers
v0x59dc90cbc6f0_0 .net "a", 0 0, v0x59dc90cba0b0_0;  alias, 1 drivers
v0x59dc90cbc790_0 .net "b", 0 0, v0x59dc90cba150_0;  alias, 1 drivers
v0x59dc90cbc880_0 .net "c", 0 0, v0x59dc90cba1f0_0;  alias, 1 drivers
v0x59dc90cbc970_0 .net "d", 0 0, v0x59dc90cba330_0;  alias, 1 drivers
v0x59dc90cbca60_0 .net "q", 0 0, L_0x59dc90cc03c0;  alias, 1 drivers
L_0x59dc90cbdce0 .reduce/nor v0x59dc90cba0b0_0;
L_0x59dc90cbde10 .reduce/nor v0x59dc90cba150_0;
L_0x59dc90cbdf10 .reduce/nor v0x59dc90cba1f0_0;
L_0x59dc90cbe1c0 .reduce/nor v0x59dc90cba0b0_0;
L_0x59dc90cbe290 .reduce/nor v0x59dc90cba150_0;
L_0x59dc90cbe660 .reduce/nor v0x59dc90cba0b0_0;
L_0x59dc90cbe800 .reduce/nor v0x59dc90cba1f0_0;
L_0x59dc90cbec30 .reduce/nor v0x59dc90cba0b0_0;
L_0x59dc90cbf1f0 .reduce/nor v0x59dc90cba150_0;
L_0x59dc90cbf4e0 .reduce/nor v0x59dc90cba1f0_0;
L_0x59dc90cbf630 .reduce/nor v0x59dc90cba330_0;
L_0x59dc90cbf980 .reduce/nor v0x59dc90cba150_0;
L_0x59dc90cbfb50 .reduce/nor v0x59dc90cba1f0_0;
S_0x59dc90cbcbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x59dc90c87a40;
 .timescale -12 -12;
E_0x59dc90c87100 .event anyedge, v0x59dc90cbd870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x59dc90cbd870_0;
    %nor/r;
    %assign/vec4 v0x59dc90cbd870_0, 0;
    %wait E_0x59dc90c87100;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59dc90cb98a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba150_0, 0;
    %assign/vec4 v0x59dc90cba0b0_0, 0;
    %wait E_0x59dc90c6f820;
    %wait E_0x59dc90c875b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba150_0, 0;
    %assign/vec4 v0x59dc90cba0b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59dc90c87360;
    %load/vec4 v0x59dc90cba0b0_0;
    %load/vec4 v0x59dc90cba150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59dc90cba1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59dc90cba330_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba150_0, 0;
    %assign/vec4 v0x59dc90cba0b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x59dc90cb9eb0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59dc90c87360;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59dc90cba150_0, 0;
    %assign/vec4 v0x59dc90cba0b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x59dc90c87a40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dc90cbd550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dc90cbd870_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x59dc90c87a40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x59dc90cbd550_0;
    %inv;
    %store/vec4 v0x59dc90cbd550_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x59dc90c87a40;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x59dc90cba290_0, v0x59dc90cbd9d0_0, v0x59dc90cbd370_0, v0x59dc90cbd410_0, v0x59dc90cbd4b0_0, v0x59dc90cbd5f0_0, v0x59dc90cbd730_0, v0x59dc90cbd690_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59dc90c87a40;
T_7 ;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x59dc90c87a40;
T_8 ;
    %wait E_0x59dc90c87360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59dc90cbd7d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59dc90cbd7d0_0, 4, 32;
    %load/vec4 v0x59dc90cbd910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59dc90cbd7d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59dc90cbd7d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59dc90cbd7d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x59dc90cbd730_0;
    %load/vec4 v0x59dc90cbd730_0;
    %load/vec4 v0x59dc90cbd690_0;
    %xor;
    %load/vec4 v0x59dc90cbd730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59dc90cbd7d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x59dc90cbd7d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59dc90cbd7d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth5/circuit4/iter0/response0/top_module.sv";
