
---------- Begin Simulation Statistics ----------
final_tick                                14034352500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260285                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   429292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.88                       # Real time elapsed on the host
host_tick_rate                              293112901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12462519                       # Number of instructions simulated
sim_ops                                      20554661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014034                       # Number of seconds simulated
sim_ticks                                 14034352500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.806871                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003212                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1715                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5140791                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.356269                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443280                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          211                       # TLB misses on write requests
system.cpu0.numCycles                        28068705                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927914                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2462519                       # Number of instructions committed
system.cpu1.committedOps                      3626730                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.398343                       # CPI: cycles per instruction
system.cpu1.discardedOps                       504833                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     477187                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        86786                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1709672                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6672                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23026187                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.087732                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     586270                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          244                       # TLB misses on write requests
system.cpu1.numCycles                        28068636                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1355444     37.37%     37.43% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.43% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.47% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               254103      7.01%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.04%     44.55% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.55% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.60% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.04%     44.64% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.64% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.64% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.65% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.17%     45.82% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                99636      2.75%     48.56% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           256185      7.06%     55.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1609261     44.37%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3626730                       # Class of committed instruction
system.cpu1.tickCycles                        5042449                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       233681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        468406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       468916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       937898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            143                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       219440                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14241                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219810                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14915                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       703129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       703129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29066432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29066432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29066432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              234725                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1433378500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1228461250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429384                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429384                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429384                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429384                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13849                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13849                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13849                       # number of overall misses
system.cpu0.icache.overall_misses::total        13849                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    333761500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    333761500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    333761500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    333761500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443233                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443233                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443233                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443233                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005668                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005668                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005668                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005668                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24100.043324                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24100.043324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24100.043324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24100.043324                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13833                       # number of writebacks
system.cpu0.icache.writebacks::total            13833                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13849                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13849                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    319912500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    319912500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    319912500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    319912500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005668                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23100.043324                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23100.043324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23100.043324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23100.043324                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13833                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    333761500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    333761500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24100.043324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24100.043324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    319912500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    319912500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23100.043324                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23100.043324                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999034                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443233                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13849                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.419453                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999034                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559713                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861762                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226661                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226661                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233572                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233572                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4131907981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4131907981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4131907981                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4131907981                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095334                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037231                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037231                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038320                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038320                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18229.461535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18229.461535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17690.082634                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17690.082634                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6168                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              116                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.172414                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60802                       # number of writebacks
system.cpu0.dcache.writebacks::total            60802                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9031                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9031                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3647472000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3647472000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3978556500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3978556500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16759.968754                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16759.968754                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17972.184955                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17972.184955                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2436552499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2436552499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14927.477847                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14927.477847                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2245671000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2245671000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13808.551980                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13808.551980                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63435                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63435                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1695355482                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1695355482                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26725.868716                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26725.868716                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1401801000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1401801000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25486.827512                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25486.827512                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          480                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          480                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6911                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6911                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.935056                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.935056                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    331084500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    331084500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 88454.314721                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 88454.314721                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998950                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479119                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998950                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984045                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       575118                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          575118                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       575118                       # number of overall hits
system.cpu1.icache.overall_hits::total         575118                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11085                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11085                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11085                       # number of overall misses
system.cpu1.icache.overall_misses::total        11085                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    309729000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    309729000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    309729000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    309729000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       586203                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       586203                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       586203                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       586203                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018910                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018910                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018910                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018910                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27941.271989                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27941.271989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27941.271989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27941.271989                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11069                       # number of writebacks
system.cpu1.icache.writebacks::total            11069                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    298644000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    298644000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    298644000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    298644000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018910                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018910                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018910                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018910                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26941.271989                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26941.271989                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26941.271989                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26941.271989                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11069                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       575118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         575118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    309729000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    309729000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       586203                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       586203                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27941.271989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27941.271989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    298644000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    298644000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26941.271989                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26941.271989                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998998                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             586203                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            52.882544                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998998                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4700709                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4700709                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1744628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1744628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1744628                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1744628                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       350910                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        350910                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       350910                       # number of overall misses
system.cpu1.dcache.overall_misses::total       350910                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23402442500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23402442500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23402442500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23402442500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2095538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2095538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2095538                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2095538                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167456                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167456                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167456                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167456                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66690.725542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66690.725542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66690.725542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66690.725542                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       215526                       # number of writebacks
system.cpu1.dcache.writebacks::total           215526                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       128235                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128235                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       128235                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128235                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       222675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       222675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       222675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       222675                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18521101000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18521101000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18521101000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18521101000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106261                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106261                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106261                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106261                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83175.484450                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83175.484450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83175.484450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83175.484450                       # average overall mshr miss latency
system.cpu1.dcache.replacements                222657                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       380584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         380584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    361396500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    361396500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       389959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       389959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.024041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 38548.960000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38548.960000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    338291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    338291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 37417.487004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37417.487004                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1364044                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1364044                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       341535                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       341535                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23041046000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23041046000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1705579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1705579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67463.205821                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67463.205821                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       127901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       127901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       213634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       213634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  18182809500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18182809500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85111.964856                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85111.964856                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999061                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1967301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           222673                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.834933                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999061                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16986977                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16986977                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7335                       # number of demand (read+write) hits
system.l2.demand_hits::total                   234257                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11801                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206259                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8862                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7335                       # number of overall hits
system.l2.overall_hits::total                  234257                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            215340                       # number of demand (read+write) misses
system.l2.demand_misses::total                 234725                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2048                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15114                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2223                       # number of overall misses
system.l2.overall_misses::.cpu1.data           215340                       # number of overall misses
system.l2.overall_misses::total                234725                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    170316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1329931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    183540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18105707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19789495000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    170316500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1329931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    183540000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18105707000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19789495000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          222675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               468982                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         222675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              468982                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.147881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.967060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.147881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.967060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83162.353516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87993.350536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82564.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84079.627566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84309.276813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83162.353516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87993.350536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82564.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84079.627566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84309.276813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              219440                       # number of writebacks
system.l2.writebacks::total                    219440                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       215340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            234725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       215340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           234725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    149836500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1178791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    161310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  15952327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17442265000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    149836500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1178791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    161310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  15952327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17442265000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.147881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.967060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.147881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.967060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73162.353516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77993.350536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72564.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74079.720442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74309.362019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73162.353516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77993.350536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72564.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74079.720442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74309.362019                       # average overall mshr miss latency
system.l2.replacements                         233818                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       276328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           276328                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       276328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       276328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24902                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24902                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24902                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         212248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    674199500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17845774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18519974000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       213634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.137488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89156.241735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84079.824074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84254.465220                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       212248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    598579500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  15723314500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16321894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.137488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79156.241735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74079.918303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74254.556208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    170316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    183540000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    353856500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.147881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.171292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83162.353516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82564.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82850.971669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    149836500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    161310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    311146500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.147881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.171292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73162.353516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72564.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72850.971669                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    655732000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    259932500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    915664500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.045392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.341998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86828.919492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84066.138422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86026.352875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    580212000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    229012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    809224500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.341998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76828.919492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74066.138422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76026.352875                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.346833                       # Cycle average of tags in use
system.l2.tags.total_refs                      937889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    234842                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.993702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.645553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       83.088944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      552.143433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.687959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      376.780944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.539203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.367950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7738018                       # Number of tag accesses
system.l2.tags.data_accesses                  7738018                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        967296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13781760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15022400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        273344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14044160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14044160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         215340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       219440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             219440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9339369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68923451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10137411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        982001842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1070402072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9339369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10137411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19476780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1000698821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1000698821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1000698821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9339369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68923451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10137411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       982001842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2071100893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    219436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    215293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196842750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13683                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13683                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              662039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             206098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      234725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     219440                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   219440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13635                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3373907250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1173145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7773201000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14379.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33129.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               219440                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    762.188075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   571.920967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.538801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3515      9.22%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4164     10.92%     20.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1280      3.36%     23.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1130      2.96%     26.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1398      3.67%     30.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          979      2.57%     32.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          878      2.30%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1014      2.66%     37.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23765     62.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.146605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.586157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.149634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13566     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            63      0.46%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            21      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13683                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.307307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13469     98.44%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      0.42%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               78      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      0.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13683                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15016256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14042176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15022400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14044160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1069.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1000.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1070.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14034317000                       # Total gap between requests
system.mem_ctrls.avgGap                      30901.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       964160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13778752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14042176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9339369.237020375207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68699998.806499987841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10137411.041941549629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 981787510.325111150742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1000557453.576857209206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       215340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       219440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     65717000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    555908250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70016250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7081559500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 350374828750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32088.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36781.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31496.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32885.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1596677.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            134710380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71600265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           835451400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          572482620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5384239380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        855095040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8961160365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.516124                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2147988500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11417844000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            137523540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73076520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           839799660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          572832360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5283273000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        940119360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8954205720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.020580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2368355250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11197477250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       495768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       668005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1406878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18059200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28044736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49293440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          233818                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14044160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           702800                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 702656     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    144      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             702800                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          770179000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         334839836                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16637480                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332087943                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20785476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14034352500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
