Pipelined DRAM controller with refresh