Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.addsubs
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Fixed_Point_Divider
Compiling module xil_defaultlib.div1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_men_1
Compiling module xil_defaultlib.float_mu1
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_men
Compiling module xil_defaultlib.float_mu1_0
Compiling module xil_defaultlib.multi3
Compiling module xil_defaultlib.trigono_cordic
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
