# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CNN_project_start.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../CNN_project_start.srcs/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../CNN_project_start.srcs/sources_1/ip/clk_wiz_1" --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../naz_ps_helloworld.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../CNN_project_start.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../naz_ps_helloworld.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../CNN_project_start.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
