{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494306119542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494306119542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 13:01:59 2017 " "Processing started: Tue May 09 13:01:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494306119542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494306119542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrequencyCounter -c FrequencyCounter --generate_symbol=\"C:/Users/Zero Weight/Documents/AA/exp5/FPGA/FrequencyCounter.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrequencyCounter -c FrequencyCounter --generate_symbol=\"C:/Users/Zero Weight/Documents/AA/exp5/FPGA/FrequencyCounter.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494306119542 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clk frequencycounter.v(2) " "Verilog HDL Module Declaration error at frequencycounter.v(2): top module port \"clk\" is not found in the port list" {  } { { "frequencycounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/frequencycounter.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1494306119821 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "in frequencycounter.v(3) " "Verilog HDL Module Declaration error at frequencycounter.v(3): top module port \"in\" is not found in the port list" {  } { { "frequencycounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/frequencycounter.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1494306119821 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "led frequencycounter.v(4) " "Verilog HDL Module Declaration error at frequencycounter.v(4): top module port \"led\" is not found in the port list" {  } { { "frequencycounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/frequencycounter.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1494306119821 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "num frequencycounter.v(5) " "Verilog HDL Module Declaration error at frequencycounter.v(5): top module port \"num\" is not found in the port list" {  } { { "frequencycounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/frequencycounter.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1494306119821 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "dot frequencycounter.v(6) " "Verilog HDL Module Declaration error at frequencycounter.v(6): top module port \"dot\" is not found in the port list" {  } { { "frequencycounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/frequencycounter.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1494306119821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494306119822 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 13:01:59 2017 " "Processing ended: Tue May 09 13:01:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494306119822 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494306119822 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494306119822 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494306119822 ""}
