Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 15:54:59 2021
| Host         : LAPTOP-FM4V0FMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file addsub_display_timing_summary_routed.rpt -pb addsub_display_timing_summary_routed.pb -rpx addsub_display_timing_summary_routed.rpx -warn_on_violation
| Design       : addsub_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.264        0.000                      0                   16        0.287        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.264        0.000                      0                   16        0.287        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.084ns (43.558%)  route 2.700ns (56.442%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.866 r  DRV/data_selector_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.866    DRV/data_selector_reg[12]_i_1_n_6
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[13]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[13]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.076ns (43.463%)  route 2.700ns (56.537%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.858 r  DRV/data_selector_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.858    DRV/data_selector_reg[12]_i_1_n_4
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[15]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[15]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.000ns (42.549%)  route 2.700ns (57.451%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.782 r  DRV/data_selector_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.782    DRV/data_selector_reg[12]_i_1_n_5
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[14]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.980ns (42.304%)  route 2.700ns (57.696%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.762 r  DRV/data_selector_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.762    DRV/data_selector_reg[12]_i_1_n_7
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[12]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[12]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.967ns (42.143%)  route 2.700ns (57.857%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.749 r  DRV/data_selector_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.749    DRV/data_selector_reg[8]_i_1_n_6
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.959ns (42.044%)  route 2.700ns (57.956%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.741 r  DRV/data_selector_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.741    DRV/data_selector_reg[8]_i_1_n_4
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[11]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.883ns (41.083%)  route 2.700ns (58.917%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.665 r  DRV/data_selector_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.665    DRV/data_selector_reg[8]_i_1_n_5
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[10]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.863ns (40.824%)  route 2.700ns (59.176%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.645 r  DRV/data_selector_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.645    DRV/data_selector_reg[8]_i_1_n_7
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.441    14.782    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[8]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDCE (Setup_fdce_C_D)        0.109    15.130    DRV/data_selector_reg[8]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.850ns (40.655%)  route 2.700ns (59.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.632 r  DRV/data_selector_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.632    DRV/data_selector_reg[4]_i_1_n_6
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[5]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X50Y18         FDCE (Setup_fdce_C_D)        0.109    15.155    DRV/data_selector_reg[5]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.842ns (40.551%)  route 2.700ns (59.449%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.677     6.276    DRV/data_selector_reg[4]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.400 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.645     7.046    DRV/data_selector[0]_i_10_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.542     7.712    DRV/data_selector[0]_i_9_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.836     8.672    DRV/load
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     8.796    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.309 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.624 r  DRV/data_selector_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.624    DRV/data_selector_reg[4]_i_1_n_4
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[7]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X50Y18         FDCE (Setup_fdce_C_D)        0.109    15.155    DRV/data_selector_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.441    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  DRV/data_selector_reg[11]/Q
                         net (fo=2, routed)           0.148     1.753    DRV/data_selector_reg[11]
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  DRV/data_selector[8]_i_2/O
                         net (fo=1, routed)           0.000     1.798    DRV/data_selector[8]_i_2_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  DRV/data_selector_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    DRV/data_selector_reg[8]_i_1_n_4
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.827     1.954    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.134     1.575    DRV/data_selector_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.560     1.443    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.148     1.755    DRV/data_selector_reg[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  DRV/data_selector[0]_i_3/O
                         net (fo=1, routed)           0.000     1.800    DRV/data_selector[0]_i_3_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.864 r  DRV/data_selector_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    DRV/data_selector_reg[0]_i_1_n_4
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.829     1.956    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.134     1.577    DRV/data_selector_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.148     1.754    DRV/data_selector_reg[7]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  DRV/data_selector[4]_i_2/O
                         net (fo=1, routed)           0.000     1.799    DRV/data_selector[4]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  DRV/data_selector_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    DRV/data_selector_reg[4]_i_1_n_4
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDCE (Hold_fdce_C_D)         0.134     1.576    DRV/data_selector_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.560     1.443    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  DRV/data_selector_reg[0]/Q
                         net (fo=3, routed)           0.174     1.781    DRV/data_selector_reg[0]
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     1.826    DRV/data_selector[0]_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  DRV/data_selector_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    DRV/data_selector_reg[0]_i_1_n_7
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.829     1.956    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.134     1.577    DRV/data_selector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.174     1.780    DRV/data_selector_reg[4]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  DRV/data_selector[4]_i_5/O
                         net (fo=1, routed)           0.000     1.825    DRV/data_selector[4]_i_5_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  DRV/data_selector_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    DRV/data_selector_reg[4]_i_1_n_7
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDCE (Hold_fdce_C_D)         0.134     1.576    DRV/data_selector_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.441    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  DRV/data_selector_reg[8]/Q
                         net (fo=2, routed)           0.174     1.779    DRV/data_selector_reg[8]
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  DRV/data_selector[8]_i_5/O
                         net (fo=1, routed)           0.000     1.824    DRV/data_selector[8]_i_5_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  DRV/data_selector_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    DRV/data_selector_reg[8]_i_1_n_7
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.827     1.954    DRV/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  DRV/data_selector_reg[8]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.134     1.575    DRV/data_selector_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.557     1.440    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  DRV/data_selector_reg[12]/Q
                         net (fo=2, routed)           0.175     1.779    DRV/data_selector_reg[12]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  DRV/data_selector[12]_i_5/O
                         net (fo=1, routed)           0.000     1.824    DRV/data_selector[12]_i_5_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  DRV/data_selector_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    DRV/data_selector_reg[12]_i_1_n_7
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     1.953    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[12]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.134     1.574    DRV/data_selector_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.244%)  route 0.196ns (41.756%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.557     1.440    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  DRV/data_selector_reg[15]/Q
                         net (fo=18, routed)          0.196     1.800    DRV/p_0_in[1]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  DRV/data_selector[12]_i_2/O
                         net (fo=1, routed)           0.000     1.845    DRV/data_selector[12]_i_2_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  DRV/data_selector_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    DRV/data_selector_reg[12]_i_1_n_4
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     1.953    DRV/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  DRV/data_selector_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.134     1.574    DRV/data_selector_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.302ns (63.418%)  route 0.174ns (36.582%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.560     1.443    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  DRV/data_selector_reg[0]/Q
                         net (fo=3, routed)           0.174     1.781    DRV/data_selector_reg[0]
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.043     1.824 r  DRV/data_selector[0]_i_2/O
                         net (fo=1, routed)           0.000     1.824    DRV/data_selector[0]_i_2_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.919 r  DRV/data_selector_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.919    DRV/data_selector_reg[0]_i_1_n_6
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.829     1.956    DRV/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  DRV/data_selector_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.134     1.577    DRV/data_selector_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.317%)  route 0.174ns (35.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.174     1.780    DRV/data_selector_reg[4]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  DRV/data_selector[4]_i_5/O
                         net (fo=1, routed)           0.000     1.825    DRV/data_selector[4]_i_5_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.930 r  DRV/data_selector_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    DRV/data_selector_reg[4]_i_1_n_6
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X50Y18         FDCE                                         r  DRV/data_selector_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDCE (Hold_fdce_C_D)         0.134     1.576    DRV/data_selector_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   DRV/data_selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   DRV/data_selector_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   DRV/data_selector_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   DRV/data_selector_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   DRV/data_selector_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   DRV/data_selector_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   DRV/data_selector_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   DRV/data_selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   DRV/data_selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   DRV/data_selector_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   DRV/data_selector_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   DRV/data_selector_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   DRV/data_selector_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   DRV/data_selector_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   DRV/data_selector_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   DRV/data_selector_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   DRV/data_selector_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   DRV/data_selector_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   DRV/data_selector_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   DRV/data_selector_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   DRV/data_selector_reg[3]/C



