{
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89176
    },
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.031531999999999998,
            "ru_stime_sec": 0.01051,
            "ru_maxrss_kb": 81444,
            "ru_nivcsw": 0,
            "ru_minflt": 5599,
            "ru_nvcsw": 28,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0067999999999999996,
            "ru_stime_sec": 0.0018680000000000001,
            "ru_maxrss_kb": 15136,
            "ru_nivcsw": 0,
            "ru_minflt": 916,
            "ru_nvcsw": 5,
            "ru_majflt": 0
        },
        "CodeGen(%)": 3.7602246367964955,
        "nMops": 527,
        "totalObjSize": 111231,
        "nQuads": 176,
        "ru_self_end": {
            "ru_utime_sec": 0.032764000000000001,
            "ru_stime_sec": 0.018721999999999999,
            "ru_maxrss_kb": 89492,
            "ru_nivcsw": 0,
            "ru_minflt": 7006,
            "ru_nvcsw": 28,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0067999999999999996,
            "ru_stime_sec": 0.0018680000000000001,
            "ru_maxrss_kb": 15136,
            "ru_nivcsw": 0,
            "ru_minflt": 916,
            "ru_nvcsw": 5,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 631.0,
        "Frontend(%)": 96.239775363203492
    },
    "CurCompileUdps": {},
    "NameTable": {
        "ALU32_tb": [
            "ALU32_tb",
            "MDsiC",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "ALU32_tb",
        "ALU32_tb"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.6417.json"
    ],
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALU32",
        "csrc": "csrc",
        "csrc_abs": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALU32/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALU32/simv.daidir",
        "archive_dir": "archive.0"
    }
}