// Seed: 1779710963
`define pp_4 0
module module_0 (
    input id_0,
    output id_1,
    output reg id_2,
    input id_3
);
  always @(posedge id_3) id_2 <= 1;
  logic id_4, id_5;
  assign id_2 = (1'b0);
  type_8(
      id_1, id_3
  );
  assign id_1 = id_5;
endmodule
