{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 16, "design__inferred_latch__count": 2, "design__instance__count": 1346, "design__instance__area": 4486.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0004285506147425622, "power__switching__total": 0.00039355744956992567, "power__leakage__total": 7.635922116833171e-09, "power__total": 0.0008221156895160675, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.021422, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.021422, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.360344, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.428366, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.360344, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.192705, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.035737, "clock__skew__worst_setup": 0.016141, "timing__hold__ws": 0.130825, "timing__setup__ws": 0.899202, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.130825, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.945708, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 279.96 280.13", "design__core__bbox": "10.12 10.88 269.56 269.28", "design__io": 56, "design__die__area": 78425.2, "design__core__area": 67039.3, "design__instance__count__stdcell": 1346, "design__instance__area__stdcell": 4486.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.066928, "design__instance__utilization__stdcell": 0.066928, "floorplan__design__io": 54, "design__io__hpwl": 6534133, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 14003.9, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "route__net": 412, "route__net__special": 2, "route__drc_errors__iter:1": 163, "route__wirelength__iter:1": 15889, "route__drc_errors__iter:2": 22, "route__wirelength__iter:2": 15829, "route__drc_errors__iter:3": 24, "route__wirelength__iter:3": 15808, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 15811, "route__drc_errors": 0, "route__wirelength": 15811, "route__vias": 2520, "route__vias__singlecut": 2520, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 443.92, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.034066, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.034066, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.941709, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.964455, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.941709, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.027102, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.017188, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.017188, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.136788, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.691678, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.136788, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.598676, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.020308, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.020308, "timing__hold__ws__corner:min_tt_025C_1v80": 0.353971, "timing__setup__ws__corner:min_tt_025C_1v80": 4.471836, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.353971, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.234408, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.032802, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.032802, "timing__hold__ws__corner:min_ss_100C_1v60": 0.930972, "timing__setup__ws__corner:min_ss_100C_1v60": 1.040413, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.930972, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.10289, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.016141, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.016141, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.130825, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.723218, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.130825, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.627802, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.022926, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.022926, "timing__hold__ws__corner:max_tt_025C_1v80": 0.366409, "timing__setup__ws__corner:max_tt_025C_1v80": 4.390773, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.366409, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.151248, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.035737, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.035737, "timing__hold__ws__corner:max_ss_100C_1v60": 0.952682, "timing__setup__ws__corner:max_ss_100C_1v60": 0.899202, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.952682, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.945708, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.018701, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.018701, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.140363, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.667821, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.140363, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.569529, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79989, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 2.7187e-06, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000109154, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 6.9301e-05, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 3.06183e-06, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 6.9301e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.72e-06, "ir__drop__worst": 0.000109, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}