library ieee;
use ieee.std_logic_1164.all;

entity ControlUnit is
	port(OpCode : in std_logic_vector(5 downto 0);
		  RegDst : out std_logic;
		  Branch : out std_logic;
		  MemRead : out std_logic;
		  MemWrite : out std_logic;
		  MemToReg : out std_logic;
		  ALUsrc : out std_logic;
		  RegWrite : out std_logic;
		  ALUop : out std_logic_vector(1 downto 0));
		  
end ControlUnit;

architecture Behavioral of ControlUnit is
begin
	process(OpCode)
	begin
		RegDst <= '0'; Branch <= '0'; MemRead <= '0'; MemWrite <= '0';
		MemToReg <= '0'; ALUsrc <= '0'; RegWrite <= '0';
		ALUop <= "00";
		
		case OpCode is
			when "000000" =>
				ALUop <= "10";
				RegDst <= '1';
				RegWrite <= '1';
		

end Behavioral;