
22. Printing statistics.

=== ddr_controller ===

   Number of wires:               1388
   Number of wire bits:           1652
   Number of public wires:         196
   Number of public wire bits:     460
   Number of ports:                 31
   Number of port bits:            295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1270
     AND2_X1                        26
     AND3_X1                         3
     AND4_X1                         2
     AOI21_X1                       65
     AOI21_X2                        2
     AOI21_X4                        1
     AOI221_X1                      14
     AOI221_X2                       1
     AOI22_X1                        8
     BUF_X1                        153
     BUF_X2                         16
     BUF_X4                          6
     BUF_X8                          1
     CLKBUF_X1                       3
     DFF_X1                        254
     HA_X1                          17
     INV_X1                         39
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                       277
     MUX2_X2                         3
     NAND2_X1                       62
     NAND3_X1                       34
     NAND4_X1                        8
     NAND4_X2                        1
     NAND4_X4                        1
     NOR2_X1                        83
     NOR2_X2                         2
     NOR2_X4                         1
     NOR3_X1                        40
     NOR3_X2                         5
     NOR3_X4                         1
     NOR4_X1                        14
     NOR4_X2                         5
     NOR4_X4                         1
     OAI211_X2                       2
     OAI21_X1                       40
     OAI221_X1                       6
     OAI22_X1                        2
     OAI33_X1                        2
     OR2_X1                         14
     OR3_X1                         12
     OR3_X2                          1
     OR4_X1                          4
     OR4_X2                          2
     XNOR2_X1                       12
     XOR2_X1                        22

   Chip area for module '\ddr_controller': 2467.682000
     of which used for sequential elements: 1148.588000 (46.55%)

