<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_003" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="JTAG_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_agent" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_agent" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_agent" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_translator" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_translator" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_Timer.v"
   type="VERILOG"
   library="Timer" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_SEG_1.v"
   type="VERILOG"
   library="SEG_1" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_RAM.v"
   type="VERILOG"
   library="RAM" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_PioButtom.v"
   type="VERILOG"
   library="PioButtom" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_LEDS.v"
   type="VERILOG"
   library="LEDS" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_JTAG.v"
   type="VERILOG"
   library="JTAG" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="ProjectFile_inst_segment1_bfm" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="ProjectFile_inst_reset_bfm" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="ProjectFile_inst_leds_bfm" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="ProjectFile_inst_interrupbutton_bfm" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="ProjectFile_inst_clk_bfm" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile.v"
   type="VERILOG"
   library="ProjectFile_inst" />
 <file
   path="ProjectFile/testbench/ProjectFile_tb/simulation/ProjectFile_tb.v"
   type="VERILOG" />
 <topLevel name="ProjectFile_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="ProjectFile_tb.ProjectFile_inst.RAM"
   modelPath="ProjectFile_tb.ProjectFile_inst.RAM" />
</simPackage>
