0.6
2019.2
Dec  5 2019
04:51:02
/home/antonk/Documents/cis501/lab2-alu/lc4_alu.v,1610741540,verilog,,/home/antonk/Documents/cis501/lab2-alu/lc4_cla.v,,AddOutput;compare;compareSigned;compareUnsigned;hiconst;jsr;lc4_alu;logicalOps;multDivideMod;mux2to1_16bit;mux4to1_16bit;mux4to1_1bit;mux8to1_16bit;pad;selectInstruction;sext;shiftOps;trap,,mylib,,,,,,
/home/antonk/Documents/cis501/lab2-alu/lc4_cla.v,1595081442,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/lc4_decoder.v,,c_gp;cla16;cla16Sub;cla64;gp1;gp4;gpn;mergegp,,mylib,,,,,,
/home/antonk/Documents/cis501/lab2-div/lc4_divider.v,1605455857,verilog,,/home/antonk/Documents/cis501/lab3-regfile/lc4_regfile.v,,lc4_divider;lc4_divider_one_iter;lc4_divider_one_iter2,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-regfile/lc4_regfile.v,1604087502,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/lc4_single.v,,lc4_regfile,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-regfile/mux_decoder.v,1612302548,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/include/clock_util.v,,decoder;merge16;merge2;merge4;merge8;multiplex;multiplex2;mux_hotwire;mux_hotwire_1B,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/.set_testcase.v,1613587967,verilog,,/home/antonk/Documents/cis501/lab2-alu/lc4_alu.v,,,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/bram.v,1594397963,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/testbench_lc4_processor.v,/home/antonk/Documents/cis501/lab3-singlecycle/.set_testcase.v,bram,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/clock_util.v,1594397963,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/include/delay_eight_cycles.v,,count;lc4_we_gen,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/delay_eight_cycles.v,1594397963,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/include/bram.v,,delay_eight_cycles,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/lc4_memory.v,1594397963,verilog,,/home/antonk/Documents/cis501/lab3-regfile/mux_decoder.v,,lc4_memory,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/lc4_prettyprint_errors.v,1594397963,verilog,,,,,,,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/include/register.v,1594397963,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/include/lc4_memory.v,,Nbit_reg,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/lc4_decoder.v,1612844351,verilog,,/home/antonk/Documents/cis501/lab2-div/lc4_divider.v,,lc4_decoder,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/lc4_single.v,1613159281,verilog,,/home/antonk/Documents/cis501/lab3-singlecycle/include/register.v,,lc4_branch;lc4_nzp;lc4_processor,,mylib,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/print_points.v,1594397963,verilog,,,,,,,,,,,,
/home/antonk/Documents/cis501/lab3-singlecycle/testbench_lc4_processor.v,1613167331,verilog,,,/home/antonk/Documents/cis501/lab3-singlecycle/.set_testcase.v;/home/antonk/Documents/cis501/lab3-singlecycle/print_points.v;/home/antonk/Documents/cis501/lab3-singlecycle/include/lc4_prettyprint_errors.v,test_processor,,mylib,,,,,,
