# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do my_scomp_v0_0_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:52 on May 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity IP_ram_256_x_16
# -- Compiling architecture SYN of ip_ram_256_x_16
# End time: 19:42:52 on May 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:52 on May 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity my_scomp_v0_0
# -- Compiling architecture rtl of my_scomp_v0_0
# End time: 19:42:52 on May 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:52 on May 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity procesador_v2_3
# -- Compiling architecture rtl of procesador_v2_3
# End time: 19:42:52 on May 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.my_scomp_v0_0
# vsim -gui -l msim_transcript work.my_scomp_v0_0 
# Start time: 19:43:00 on May 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.my_scomp_v0_0(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.ip_ram_256_x_16(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.procesador_v2_3(rtl)
do C:/Users/migue/Documents/DHD/DHD_Practica_1/simulation/modelsim/procesador_v2_1.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
wave create -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ns -endtime 12ns sim:/my_scomp_v0_0/IO_input
add wave -position insertpoint  \
sim:/my_scomp_v0_0/IO_output
add wave -position insertpoint  \
sim:/my_scomp_v0_0/IO_input
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 ps  Iteration: 1  Instance: /my_scomp_v0_0/MEM/altsyncram_component
# End time: 19:53:25 on May 08,2023, Elapsed time: 0:10:25
# Errors: 0, Warnings: 6
