$date
	Wed Jun  8 21:32:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Decoder_tb $end
$scope module dut $end
$var wire 1 ! enable $end
$var wire 16 " out [15:0] $end
$var wire 4 # sel [3:0] $end
$scope begin Gates[0] $end
$upscope $end
$scope begin Gates[1] $end
$upscope $end
$scope begin Gates[2] $end
$upscope $end
$scope begin Gates[3] $end
$upscope $end
$scope begin Gates[4] $end
$upscope $end
$scope begin Gates[5] $end
$upscope $end
$scope begin Gates[6] $end
$upscope $end
$scope begin Gates[7] $end
$upscope $end
$scope begin Gates[8] $end
$upscope $end
$scope begin Gates[9] $end
$upscope $end
$scope begin Gates[10] $end
$upscope $end
$scope begin Gates[11] $end
$upscope $end
$scope begin Gates[12] $end
$upscope $end
$scope begin Gates[13] $end
$upscope $end
$scope begin Gates[14] $end
$upscope $end
$scope begin Gates[15] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
x!
$end
#10
b0 "
0!
#90
bx "
1!
#130
b1000000000000000 "
b0 #
#170
b100000000000000 "
b1 #
#210
b10000000000000 "
b10 #
#250
b1000000000000 "
b11 #
#290
b100000000000 "
b100 #
#330
b10000000000 "
b101 #
#370
b1000000000 "
b110 #
#410
b100000000 "
b111 #
#450
b10000000 "
b1000 #
#490
b1000000 "
b1001 #
#530
b100000 "
b1010 #
#570
b10000 "
b1011 #
#610
b1000 "
b1100 #
#650
b100 "
b1101 #
#690
b10 "
b1110 #
#730
b1 "
b1111 #
#810
b0 "
0!
#850
b0 #
#890
b1 #
#930
b10 #
#970
b11 #
#1010
b100 #
#1050
b101 #
#1090
b110 #
#1130
b111 #
#1170
b1000 #
#1210
b1001 #
#1250
b1010 #
#1290
b1011 #
#1330
b1100 #
#1370
b1101 #
#1410
b1110 #
#1450
b1111 #
#1530
