+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[56]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[35]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[40]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[43]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[46]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[58]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[37]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[47]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[55]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[41]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[48]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[33]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[39]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/Pooling_Controller_0/inst/avg_buff_reg[42]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[28][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[73][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[74][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[80][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[89][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[81][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[89][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[81][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[23][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[11][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[77][18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[83][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[64][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[80][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[8][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[73][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[88][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[23][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[23][27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[22][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[27][30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[66][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[22][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[77][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[1][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[15][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[81][22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[13][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[18][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[19][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[13][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[89][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[28][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[25][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[90][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[13][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[16][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[9][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[3][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[3][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[17][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[16][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[93][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[1][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[83][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[7][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[17][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[6][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[22][18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[7][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[3][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[5][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[92][21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[14][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[68][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[79][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[26][21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[21][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[13][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[84][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[66][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[69][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[27][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[68][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[23][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[74][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[68][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[61][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[92][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[14][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[63][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[3][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[2][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[72][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[5][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[18][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[84][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[15][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[17][14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[7][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[82][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[90][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[55][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[6][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[91][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[23][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[83][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[29][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[1][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[74][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[79][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[63][10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[3][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[68][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[63][29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[87][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[24][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[87][5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[71][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[60][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[95][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[2][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[73][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[72][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        design_1_i/Pooling_Controller_0/inst/control_registers_reg[0][6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[27][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[93][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[6][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[63][20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[70][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[78][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[67][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[75][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[80][31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[65][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[72][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                       design_1_i/Pooling_Controller_0/inst/control_registers_reg[82][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[53][17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[63][13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/Pooling_Controller_0/inst/control_registers_reg[10][18]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
