
module tb_fair_arbitary;
reg clk;
reg rst_n;
reg [3:0] req;
wire [3:0] gnt;

fair_arbiter dut(clk,rst_n,req,gnt);

initial
begin
{clk,rst_n,req} = 0;
end

always #5 clk = ~clk;

initial
begin

#5 rst_n = 1'b1;

req = 4'b1110;
#80;

req = 4'b1011;
#40;

req = 4'b1001;
#60;

req = 4'b0011;
#70;


$finish;
end
endmodule
