{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": ["/design/top_synth.v"],
    "CLOCK_PORT": "\\io$clk$i",
    "CLOCK_PERIOD": 40.0,
    "PDK": "sky130A",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 4000, 4000],
    "FP_CORE_UTIL": 25,
    "PL_TARGET_DENSITY_PCT": 30,
    "GRT_ADJUSTMENT": 0.25,
    "FP_PDN_CFG": "/design/pdn_cfg.tcl",
    "RUN_POST_CTS_RESIZER_TIMING": false,
    "PDN_MACRO_CONNECTIONS": [
        "soc.sram.mem.0.0 VPWR VGND vpwrp vgnd",
        "soc.sram.mem.0.0 VPWR VGND vpwrm vnb",
        "soc.sram.mem.0.0 VPWR VGND vpwra vnb",
        "soc.sram.mem.0.0 VPWR VGND vpb vnb"
    ],
    "MAGIC_CAPTURE_ERRORS": false,
    "RUN_MAGIC_DRC": false,
    "RUN_KLAYOUT_DRC": false,
    "RUN_LVS": false,
    "RUN_LINTER": false,
    "SYNTH_ELABORATE_ONLY": true,
    "MACROS": {
        "CF_SRAM_1024x32": {
            "instances": {
                "soc.sram.mem.0.0": {
                    "location": [1500, 1500],
                    "orientation": "N"
                }
            },
            "gds": ["/sram_ip/gds/CF_SRAM_1024x32.gds"],
            "lef": ["/sram_ip/lef/CF_SRAM_1024x32.lef"],
            "lib": {
                "min_*": ["/sram_ip/lib/CF_SRAM_1024x32_ff_195V_n40C.lib"],
                "nom_*": ["/sram_ip/lib/CF_SRAM_1024x32_tt_180V_25C.lib"],
                "max_*": ["/sram_ip/lib/CF_SRAM_1024x32_ss_160V_100C.lib"]
            },
            "nl": ["/sram_ip/hdl/CF_SRAM_1024x32.v"]
        }
    },
    "meta": {
        "version": 2
    }
}
