{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:33:30 2017 " "Info: Processing started: Mon Sep 25 09:33:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-beh " "Info: Found design unit 1: cnt4-beh" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/cnt4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Info: Found entity 1: cnt4" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/cnt4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Info: Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec24-beh " "Info: Found design unit 1: dec24-beh" {  } { { "dec24.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/dec24.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec24 " "Info: Found entity 1: dec24" {  } { { "dec24.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/dec24.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital47.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digital47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital47-beh " "Info: Found design unit 1: digital47-beh" {  } { { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/digital47.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digital47 " "Info: Found entity 1: digital47" {  } { { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/digital47.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-bhv " "Info: Found design unit 1: div-bhv" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divDigital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divDigital-bhv " "Info: Found design unit 1: divDigital-bhv" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/divDigital.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divDigital " "Info: Found entity 1: divDigital" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/divDigital.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 C:/Users/hp/Desktop/数电课程设计/FPGA/2/mux41.vhd " "Warning: Entity \"mux41\" obtained from \"C:/Users/hp/Desktop/数电课程设计/FPGA/2/mux41.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-beh " "Info: Found design unit 1: mux41-beh" {  } { { "mux41.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/mux41.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Info: Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/mux41.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Info: Found entity 1: fpga" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Info: Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "fpga.bdf" "inst1" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -48 176 344 176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst5 " "Info: Elaborating entity \"div\" for hierarchy \"div:inst5\"" {  } { { "fpga.bdf" "inst5" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 80 -384 -288 176 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital47 digital47:inst3 " "Info: Elaborating entity \"digital47\" for hierarchy \"digital47:inst3\"" {  } { { "fpga.bdf" "inst3" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 48 712 872 144 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:inst6 " "Info: Elaborating entity \"mux41\" for hierarchy \"mux41:inst6\"" {  } { { "fpga.bdf" "inst6" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 48 552 680 176 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 cnt4:inst " "Info: Elaborating entity \"cnt4\" for hierarchy \"cnt4:inst\"" {  } { { "fpga.bdf" "inst" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 200 200 312 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec24 dec24:inst2 " "Info: Elaborating entity \"dec24\" for hierarchy \"dec24:inst2\"" {  } { { "fpga.bdf" "inst2" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 200 712 832 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:inst1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:inst1\|Mod1\"" {  } { { "control.vhd" "Mod1" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 99 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:inst1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:inst1\|Mod0\"" {  } { { "control.vhd" "Mod0" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:inst1\|Div0\"" {  } { { "control.vhd" "Div0" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 97 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:inst1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:inst1\|Div1\"" {  } { { "control.vhd" "Div1" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 101 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_divide:Mod1\"" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 99 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"control:inst1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 99 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vnl " "Info: Found entity 1: lpm_divide_vnl" {  } { { "db/lpm_divide_vnl.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/lpm_divide_vnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_lie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lie " "Info: Found entity 1: alt_u_div_lie" {  } { { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_divide:Div0\"" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"control:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 97 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pvl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pvl " "Info: Found entity 1: lpm_divide_pvl" {  } { { "db/lpm_divide_pvl.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/lpm_divide_pvl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Info: Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Info: Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Info: Implemented 386 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:33:32 2017 " "Info: Processing ended: Mon Sep 25 09:33:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:33:33 2017 " "Info: Processing started: Mon Sep 25 09:33:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"fpga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSR " "Info: Pin NSR not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSR } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -24 360 536 -8 "NSR" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSY " "Info: Pin NSY not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSY } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -8 360 536 8 "NSY" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSG " "Info: Pin NSG not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSG } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 8 360 536 24 "NSG" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWR " "Info: Pin EWR not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWR } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 24 360 536 40 "EWR" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWY " "Info: Pin EWY not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWY } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 40 360 536 56 "EWY" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWG " "Info: Pin EWG not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWG } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 56 360 536 72 "EWG" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[6\] " "Info: Pin digital\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[6] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[5\] " "Info: Pin digital\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[5] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[4\] " "Info: Pin digital\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[4] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[3\] " "Info: Pin digital\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[3] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[2\] " "Info: Pin digital\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[2] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[1\] " "Info: Pin digital\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[1] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digital\[0\] " "Info: Pin digital\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { digital[0] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wei\[3\] " "Info: Pin wei\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { wei[3] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 224 840 1016 240 "wei\[3..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wei[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wei\[2\] " "Info: Pin wei\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { wei[2] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 224 840 1016 240 "wei\[3..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wei[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wei\[1\] " "Info: Pin wei\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { wei[1] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 224 840 1016 240 "wei\[3..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wei[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wei\[0\] " "Info: Pin wei\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { wei[0] } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 224 840 1016 240 "wei\[3..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wei[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RST } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -8 -16 152 8 "RST" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rflash " "Info: Pin Rflash not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Rflash } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 8 -16 152 24 "Rflash" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rflash } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yflash " "Info: Pin Yflash not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Yflash } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 24 -16 152 40 "Yflash" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Yflash } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div:inst5\|LessThan0 Global clock " "Info: Automatically promoted some destinations of signal \"div:inst5\|LessThan0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|NSR~1 " "Info: Destination \"control:inst1\|NSR~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|NSY~3 " "Info: Destination \"control:inst1\|NSY~3\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|EWR~1 " "Info: Destination \"control:inst1\|EWR~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|EWY~3 " "Info: Destination \"control:inst1\|EWY~3\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "div:inst5\|LessThan2 Global clock " "Info: Automatically promoted signal \"div:inst5\|LessThan2\" to use Global clock" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock in PIN 14 " "Info: Automatically promoted some destinations of signal \"RST\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|light\[3\]~1 " "Info: Destination \"control:inst1\|light\[3\]~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|state\[0\]~1 " "Info: Destination \"control:inst1\|state\[0\]~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -8 -16 152 8 "RST" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 2 17 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 2 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 34 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register control:inst1\|EWtime\[4\] register control:inst1\|EWunit\[3\] -29.841 ns " "Info: Slack time is -29.841 ns between source register \"control:inst1\|EWtime\[4\]\" and destination register \"control:inst1\|EWunit\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.636 ns + Largest register register " "Info: + Largest register to register requirement is -2.636 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.271 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 11.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(1.294 ns) 3.959 ns div:inst5\|num\[16\] 2 REG Unassigned 6 " "Info: 2: + IC(1.533 ns) + CELL(1.294 ns) = 3.959 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'div:inst5\|num\[16\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK div:inst5|num[16] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.511 ns) 6.445 ns div:inst5\|LessThan0~8 3 COMB Unassigned 1 " "Info: 3: + IC(1.975 ns) + CELL(0.511 ns) = 6.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { div:inst5|num[16] div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 7.628 ns div:inst5\|LessThan0 4 COMB Unassigned 42 " "Info: 4: + IC(0.983 ns) + CELL(0.200 ns) = 7.628 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.918 ns) 11.271 ns control:inst1\|EWunit\[3\] 5 REG Unassigned 1 " "Info: 5: + IC(2.725 ns) + CELL(0.918 ns) = 11.271 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWunit\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { div:inst5|LessThan0 control:inst1|EWunit[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 35.98 % ) " "Info: Total cell delay = 4.055 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.216 ns ( 64.02 % ) " "Info: Total interconnect delay = 7.216 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.198 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(1.294 ns) 3.959 ns div:inst5\|num\[3\] 2 REG Unassigned 4 " "Info: 2: + IC(1.533 ns) + CELL(1.294 ns) = 3.959 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div:inst5\|num\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK div:inst5|num[3] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.200 ns) 5.319 ns div:inst5\|LessThan0~3 3 COMB Unassigned 2 " "Info: 3: + IC(1.160 ns) + CELL(0.200 ns) = 5.319 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { div:inst5|num[3] div:inst5|LessThan0~3 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.502 ns div:inst5\|LessThan0~4 4 COMB Unassigned 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 6.502 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~3 div:inst5|LessThan0~4 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.511 ns) 9.372 ns div:inst5\|LessThan0~6 5 COMB Unassigned 1 " "Info: 5: + IC(2.359 ns) + CELL(0.511 ns) = 9.372 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { div:inst5|LessThan0~4 div:inst5|LessThan0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 10.555 ns div:inst5\|LessThan0 6 COMB Unassigned 42 " "Info: 6: + IC(0.672 ns) + CELL(0.511 ns) = 10.555 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~6 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.918 ns) 14.198 ns control:inst1\|EWunit\[3\] 7 REG Unassigned 1 " "Info: 7: + IC(2.725 ns) + CELL(0.918 ns) = 14.198 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWunit\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { div:inst5|LessThan0 control:inst1|EWunit[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.480 ns ( 38.60 % ) " "Info: Total cell delay = 5.480 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.718 ns ( 61.40 % ) " "Info: Total interconnect delay = 8.718 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.271 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 11.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(1.294 ns) 3.959 ns div:inst5\|num\[16\] 2 REG Unassigned 6 " "Info: 2: + IC(1.533 ns) + CELL(1.294 ns) = 3.959 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'div:inst5\|num\[16\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK div:inst5|num[16] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.511 ns) 6.445 ns div:inst5\|LessThan0~8 3 COMB Unassigned 1 " "Info: 3: + IC(1.975 ns) + CELL(0.511 ns) = 6.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { div:inst5|num[16] div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 7.628 ns div:inst5\|LessThan0 4 COMB Unassigned 42 " "Info: 4: + IC(0.983 ns) + CELL(0.200 ns) = 7.628 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.918 ns) 11.271 ns control:inst1\|EWtime\[4\] 5 REG Unassigned 1 " "Info: 5: + IC(2.725 ns) + CELL(0.918 ns) = 11.271 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 35.98 % ) " "Info: Total cell delay = 4.055 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.216 ns ( 64.02 % ) " "Info: Total interconnect delay = 7.216 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.198 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(1.294 ns) 3.959 ns div:inst5\|num\[3\] 2 REG Unassigned 4 " "Info: 2: + IC(1.533 ns) + CELL(1.294 ns) = 3.959 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div:inst5\|num\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK div:inst5|num[3] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.200 ns) 5.319 ns div:inst5\|LessThan0~3 3 COMB Unassigned 2 " "Info: 3: + IC(1.160 ns) + CELL(0.200 ns) = 5.319 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { div:inst5|num[3] div:inst5|LessThan0~3 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.502 ns div:inst5\|LessThan0~4 4 COMB Unassigned 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 6.502 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~3 div:inst5|LessThan0~4 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.511 ns) 9.372 ns div:inst5\|LessThan0~6 5 COMB Unassigned 1 " "Info: 5: + IC(2.359 ns) + CELL(0.511 ns) = 9.372 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { div:inst5|LessThan0~4 div:inst5|LessThan0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 10.555 ns div:inst5\|LessThan0 6 COMB Unassigned 42 " "Info: 6: + IC(0.672 ns) + CELL(0.511 ns) = 10.555 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { div:inst5|LessThan0~6 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.918 ns) 14.198 ns control:inst1\|EWtime\[4\] 7 REG Unassigned 1 " "Info: 7: + IC(2.725 ns) + CELL(0.918 ns) = 14.198 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.480 ns ( 38.60 % ) " "Info: Total cell delay = 5.480 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.718 ns ( 61.40 % ) " "Info: Total interconnect delay = 8.718 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns   " "Info:   Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.205 ns - Longest register register " "Info: - Longest register to register delay is 27.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|EWtime\[4\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.740 ns) 1.864 ns control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB Unassigned 14 " "Info: 2: + IC(1.124 ns) + CELL(0.740 ns) = 1.864 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 3.616 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.774 ns) + CELL(0.978 ns) = 3.616 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.431 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.431 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.183 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB Unassigned 2 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.306 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.306 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.429 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.429 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.244 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB Unassigned 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.244 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.200 ns) 9.492 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46 9 COMB Unassigned 3 " "Info: 9: + IC(2.048 ns) + CELL(0.200 ns) = 9.492 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.978 ns) 12.400 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB Unassigned 2 " "Info: 10: + IC(1.930 ns) + CELL(0.978 ns) = 12.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.523 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.338 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB Unassigned 12 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.338 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 15.624 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~33 13 COMB Unassigned 3 " "Info: 13: + IC(2.086 ns) + CELL(0.200 ns) = 15.624 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.978 ns) 17.774 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30 14 COMB Unassigned 2 " "Info: 14: + IC(1.172 ns) + CELL(0.978 ns) = 17.774 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 17.897 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 17.897 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 18.296 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.399 ns) = 18.296 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 19.530 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 17 COMB Unassigned 11 " "Info: 17: + IC(0.000 ns) + CELL(1.234 ns) = 19.530 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.200 ns) 21.115 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~100 18 COMB Unassigned 4 " "Info: 18: + IC(1.385 ns) + CELL(0.200 ns) = 21.115 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.978 ns) 23.998 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 19 COMB Unassigned 1 " "Info: 19: + IC(1.905 ns) + CELL(0.978 ns) = 23.998 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 24.397 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.399 ns) = 24.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 25.631 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 21 COMB Unassigned 3 " "Info: 21: + IC(0.000 ns) + CELL(1.234 ns) = 25.631 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.591 ns) 27.205 ns control:inst1\|EWunit\[3\] 22 REG Unassigned 1 " "Info: 22: + IC(0.983 ns) + CELL(0.591 ns) = 27.205 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'control:inst1\|EWunit\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.024 ns ( 47.87 % ) " "Info: Total cell delay = 13.024 ns ( 47.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.181 ns ( 52.13 % ) " "Info: Total interconnect delay = 14.181 ns ( 52.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.205 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.205 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "27.205 ns register register " "Info: Estimated most critical path is register to register delay of 27.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|EWtime\[4\] 1 REG LAB_X12_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y7; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.740 ns) 1.864 ns control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LAB_X12_Y7 14 " "Info: 2: + IC(1.124 ns) + CELL(0.740 ns) = 1.864 ns; Loc. = LAB_X12_Y7; Fanout = 14; COMB Node = 'control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 3.616 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LAB_X12_Y7 1 " "Info: 3: + IC(0.774 ns) + CELL(0.978 ns) = 3.616 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.431 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LAB_X12_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.431 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.183 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LAB_X12_Y7 2 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.183 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.306 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LAB_X12_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.306 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.429 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LAB_X12_Y7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.429 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.244 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LAB_X12_Y7 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.244 ns; Loc. = LAB_X12_Y7; Fanout = 9; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.200 ns) 9.492 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46 9 COMB LAB_X10_Y7 3 " "Info: 9: + IC(2.048 ns) + CELL(0.200 ns) = 9.492 ns; Loc. = LAB_X10_Y7; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.978 ns) 12.400 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB LAB_X11_Y5 2 " "Info: 10: + IC(1.930 ns) + CELL(0.978 ns) = 12.400 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.523 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 11 COMB LAB_X11_Y5 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.523 ns; Loc. = LAB_X11_Y5; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.338 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB LAB_X11_Y5 12 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.338 ns; Loc. = LAB_X11_Y5; Fanout = 12; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 15.624 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~33 13 COMB LAB_X11_Y4 3 " "Info: 13: + IC(2.086 ns) + CELL(0.200 ns) = 15.624 ns; Loc. = LAB_X11_Y4; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.978 ns) 17.774 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30 14 COMB LAB_X12_Y4 2 " "Info: 14: + IC(1.172 ns) + CELL(0.978 ns) = 17.774 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 17.897 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38 15 COMB LAB_X12_Y4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 17.897 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 18.296 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 16 COMB LAB_X12_Y4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.399 ns) = 18.296 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 19.530 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 17 COMB LAB_X12_Y4 11 " "Info: 17: + IC(0.000 ns) + CELL(1.234 ns) = 19.530 ns; Loc. = LAB_X12_Y4; Fanout = 11; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.200 ns) 21.115 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~100 18 COMB LAB_X11_Y4 4 " "Info: 18: + IC(1.385 ns) + CELL(0.200 ns) = 21.115 ns; Loc. = LAB_X11_Y4; Fanout = 4; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.978 ns) 23.998 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 19 COMB LAB_X11_Y6 1 " "Info: 19: + IC(1.905 ns) + CELL(0.978 ns) = 23.998 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 24.397 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 20 COMB LAB_X11_Y6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.399 ns) = 24.397 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 25.631 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 21 COMB LAB_X11_Y6 3 " "Info: 21: + IC(0.000 ns) + CELL(1.234 ns) = 25.631 ns; Loc. = LAB_X11_Y6; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.591 ns) 27.205 ns control:inst1\|EWunit\[3\] 22 REG LAB_X11_Y6 1 " "Info: 22: + IC(0.983 ns) + CELL(0.591 ns) = 27.205 ns; Loc. = LAB_X11_Y6; Fanout = 1; REG Node = 'control:inst1\|EWunit\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.024 ns ( 47.87 % ) " "Info: Total cell delay = 13.024 ns ( 47.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.181 ns ( 52.13 % ) " "Info: Total interconnect delay = 14.181 ns ( 52.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.205 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~33 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~100 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Info: Average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.fit.smsg " "Info: Generated suppressed messages file C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:33:34 2017 " "Info: Processing ended: Mon Sep 25 09:33:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:33:35 2017 " "Info: Processing started: Mon Sep 25 09:33:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:33:36 2017 " "Info: Processing ended: Mon Sep 25 09:33:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:33:37 2017 " "Info: Processing started: Mon Sep 25 09:33:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "55 " "Warning: Found 55 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan2~2 " "Info: Detected gated clock \"div:inst5\|LessThan2~2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan2~1 " "Info: Detected gated clock \"div:inst5\|LessThan2~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan2~0 " "Info: Detected gated clock \"div:inst5\|LessThan2~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[2\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[2\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[3\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[3\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[4\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[4\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[7\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[7\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[8\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[8\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[9\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[9\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[10\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[10\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[0\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[0\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[1\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[1\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[6\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[6\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[5\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[5\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~7 " "Info: Detected gated clock \"div:inst5\|LessThan0~7\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[11\] " "Info: Detected ripple clock \"div:inst5\|num\[11\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~5 " "Info: Detected gated clock \"div:inst5\|LessThan0~5\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[10\] " "Info: Detected ripple clock \"div:inst5\|num\[10\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[9\] " "Info: Detected ripple clock \"div:inst5\|num\[9\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[8\] " "Info: Detected ripple clock \"div:inst5\|num\[8\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~4 " "Info: Detected gated clock \"div:inst5\|LessThan0~4\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~3 " "Info: Detected gated clock \"div:inst5\|LessThan0~3\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[1\] " "Info: Detected ripple clock \"div:inst5\|num\[1\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[0\] " "Info: Detected ripple clock \"div:inst5\|num\[0\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[3\] " "Info: Detected ripple clock \"div:inst5\|num\[3\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[4\] " "Info: Detected ripple clock \"div:inst5\|num\[4\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[5\] " "Info: Detected ripple clock \"div:inst5\|num\[5\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[6\] " "Info: Detected ripple clock \"div:inst5\|num\[6\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[2\] " "Info: Detected ripple clock \"div:inst5\|num\[2\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[7\] " "Info: Detected ripple clock \"div:inst5\|num\[7\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[13\] " "Info: Detected ripple clock \"div:inst5\|num\[13\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[14\] " "Info: Detected ripple clock \"div:inst5\|num\[14\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[15\] " "Info: Detected ripple clock \"div:inst5\|num\[15\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[16\] " "Info: Detected ripple clock \"div:inst5\|num\[16\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[12\] " "Info: Detected ripple clock \"div:inst5\|num\[12\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~0 " "Info: Detected gated clock \"div:inst5\|LessThan0~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[23\] " "Info: Detected ripple clock \"div:inst5\|num\[23\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan1~0 " "Info: Detected gated clock \"div:inst5\|LessThan1~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 28 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[22\] " "Info: Detected ripple clock \"div:inst5\|num\[22\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[21\] " "Info: Detected ripple clock \"div:inst5\|num\[21\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[20\] " "Info: Detected ripple clock \"div:inst5\|num\[20\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[25\] " "Info: Detected ripple clock \"div:inst5\|num\[25\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[24\] " "Info: Detected ripple clock \"div:inst5\|num\[24\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[17\] " "Info: Detected ripple clock \"div:inst5\|num\[17\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[18\] " "Info: Detected ripple clock \"div:inst5\|num\[18\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|num\[19\] " "Info: Detected ripple clock \"div:inst5\|num\[19\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|num\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan2~3 " "Info: Detected gated clock \"div:inst5\|LessThan2~3\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[11\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[11\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[13\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[13\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst5\|\\process_1:num\[12\] " "Info: Detected ripple clock \"div:inst5\|\\process_1:num\[12\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|\\process_1:num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan2 " "Info: Detected gated clock \"div:inst5\|LessThan2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~6 " "Info: Detected gated clock \"div:inst5\|LessThan0~6\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~8 " "Info: Detected gated clock \"div:inst5\|LessThan0~8\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~1 " "Info: Detected gated clock \"div:inst5\|LessThan0~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst5\|LessThan0~2 " "Info: Detected gated clock \"div:inst5\|LessThan0~2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst5\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register control:inst1\|EWtime\[4\] register control:inst1\|EWunit\[2\] 31.46 MHz 31.791 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 31.46 MHz between source register \"control:inst1\|EWtime\[4\]\" and destination register \"control:inst1\|EWunit\[2\]\" (period= 31.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.679 ns + Longest register register " "Info: + Longest register to register delay is 26.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|EWtime\[4\] 1 REG LC_X12_Y7_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N4; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.914 ns) 1.802 ns control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X12_Y7_N7 14 " "Info: 2: + IC(0.888 ns) + CELL(0.914 ns) = 1.802 ns; Loc. = LC_X12_Y7_N7; Fanout = 14; COMB Node = 'control:inst1\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.747 ns) 3.277 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X12_Y7_N5 1 " "Info: 3: + IC(0.728 ns) + CELL(0.747 ns) = 3.277 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.092 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LC_X12_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.092 ns; Loc. = LC_X12_Y7_N6; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.978 ns) 5.777 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LC_X12_Y7_N0 2 " "Info: 5: + IC(0.707 ns) + CELL(0.978 ns) = 5.777 ns; Loc. = LC_X12_Y7_N0; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.900 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X12_Y7_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.900 ns; Loc. = LC_X12_Y7_N1; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.023 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LC_X12_Y7_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.023 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.838 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LC_X12_Y7_N3 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 6.838 ns; Loc. = LC_X12_Y7_N3; Fanout = 9; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.511 ns) 9.392 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~54 9 COMB LC_X11_Y5_N1 3 " "Info: 9: + IC(2.043 ns) + CELL(0.511 ns) = 9.392 ns; Loc. = LC_X11_Y5_N1; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.978 ns) 12.108 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29 10 COMB LC_X11_Y5_N6 2 " "Info: 10: + IC(1.738 ns) + CELL(0.978 ns) = 12.108 ns; Loc. = LC_X11_Y5_N6; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.231 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 11 COMB LC_X11_Y5_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.231 ns; Loc. = LC_X11_Y5_N7; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.354 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 12 COMB LC_X11_Y5_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 12.354 ns; Loc. = LC_X11_Y5_N8; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.169 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 13 COMB LC_X11_Y5_N9 12 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 13.169 ns; Loc. = LC_X11_Y5_N9; Fanout = 12; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.200 ns) 15.867 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~40 14 COMB LC_X11_Y4_N5 3 " "Info: 14: + IC(2.498 ns) + CELL(0.200 ns) = 15.867 ns; Loc. = LC_X11_Y4_N5; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.978 ns) 17.955 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30 15 COMB LC_X12_Y4_N2 2 " "Info: 15: + IC(1.110 ns) + CELL(0.978 ns) = 17.955 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.078 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38 16 COMB LC_X12_Y4_N3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 18.078 ns; Loc. = LC_X12_Y4_N3; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 18.339 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 17 COMB LC_X12_Y4_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.261 ns) = 18.339 ns; Loc. = LC_X12_Y4_N4; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 19.314 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 18 COMB LC_X12_Y4_N6 11 " "Info: 18: + IC(0.000 ns) + CELL(0.975 ns) = 19.314 ns; Loc. = LC_X12_Y4_N6; Fanout = 11; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.511 ns) 21.145 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[39\]~105 19 COMB LC_X11_Y4_N2 2 " "Info: 19: + IC(1.320 ns) + CELL(0.511 ns) = 21.145 ns; Loc. = LC_X11_Y4_N2; Fanout = 2; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[39\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.978 ns) 24.154 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~43 20 COMB LC_X11_Y6_N5 1 " "Info: 20: + IC(2.031 ns) + CELL(0.978 ns) = 24.154 ns; Loc. = LC_X11_Y6_N5; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 24.277 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~39 21 COMB LC_X11_Y6_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 24.277 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 25.092 ns control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 22 COMB LC_X11_Y6_N7 3 " "Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 25.092 ns; Loc. = LC_X11_Y6_N7; Fanout = 3; COMB Node = 'control:inst1\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.804 ns) 26.679 ns control:inst1\|EWunit\[2\] 23 REG LC_X11_Y6_N0 1 " "Info: 23: + IC(0.783 ns) + CELL(0.804 ns) = 26.679 ns; Loc. = LC_X11_Y6_N0; Fanout = 1; REG Node = 'control:inst1\|EWunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.833 ns ( 48.10 % ) " "Info: Total cell delay = 12.833 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.846 ns ( 51.90 % ) " "Info: Total interconnect delay = 13.846 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.679 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.679 ns" { control:inst1|EWtime[4] {} control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} control:inst1|EWunit[2] {} } { 0.000ns 0.888ns 0.728ns 0.000ns 0.707ns 0.000ns 0.000ns 0.000ns 2.043ns 1.738ns 0.000ns 0.000ns 0.000ns 2.498ns 1.110ns 0.000ns 0.000ns 0.000ns 1.320ns 2.031ns 0.000ns 0.000ns 0.783ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 0.978ns 0.123ns 0.815ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.403 ns - Smallest " "Info: - Smallest clock skew is -4.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.450 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[8\] 2 REG LC_X9_Y4_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N0; Fanout = 5; REG Node = 'div:inst5\|num\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[8] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.200 ns) 6.388 ns div:inst5\|LessThan0~5 3 COMB LC_X10_Y3_N8 1 " "Info: 3: + IC(2.131 ns) + CELL(0.200 ns) = 6.388 ns; Loc. = LC_X10_Y3_N8; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { div:inst5|num[8] div:inst5|LessThan0~5 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.893 ns div:inst5\|LessThan0~6 4 COMB LC_X10_Y3_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.893 ns; Loc. = LC_X10_Y3_N9; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst5|LessThan0~5 div:inst5|LessThan0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.200 ns) 7.805 ns div:inst5\|LessThan0 5 COMB LC_X10_Y3_N2 42 " "Info: 5: + IC(0.712 ns) + CELL(0.200 ns) = 7.805 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { div:inst5|LessThan0~6 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 11.450 ns control:inst1\|EWunit\[2\] 6 REG LC_X11_Y6_N0 1 " "Info: 6: + IC(2.727 ns) + CELL(0.918 ns) = 11.450 ns; Loc. = LC_X11_Y6_N0; Fanout = 1; REG Node = 'control:inst1\|EWunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|EWunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 34.72 % ) " "Info: Total cell delay = 3.975 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 65.28 % ) " "Info: Total interconnect delay = 7.475 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|EWunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|EWunit[2] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.853 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[22\] 2 REG LC_X10_Y4_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N4; Fanout = 3; REG Node = 'div:inst5\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.103 ns) + CELL(0.914 ns) 8.074 ns div:inst5\|LessThan1~0 3 COMB LC_X10_Y3_N3 2 " "Info: 3: + IC(3.103 ns) + CELL(0.914 ns) = 8.074 ns; Loc. = LC_X10_Y3_N3; Fanout = 2; COMB Node = 'div:inst5\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { div:inst5|num[22] div:inst5|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 8.987 ns div:inst5\|LessThan0~0 4 COMB LC_X10_Y3_N6 2 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 8.987 ns; Loc. = LC_X10_Y3_N6; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { div:inst5|LessThan1~0 div:inst5|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.200 ns) 10.936 ns div:inst5\|LessThan0~8 5 COMB LC_X10_Y3_N5 1 " "Info: 5: + IC(1.749 ns) + CELL(0.200 ns) = 10.936 ns; Loc. = LC_X10_Y3_N5; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { div:inst5|LessThan0~0 div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 12.208 ns div:inst5\|LessThan0 6 COMB LC_X10_Y3_N2 42 " "Info: 6: + IC(0.761 ns) + CELL(0.511 ns) = 12.208 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 15.853 ns control:inst1\|EWtime\[4\] 7 REG LC_X12_Y7_N4 1 " "Info: 7: + IC(2.727 ns) + CELL(0.918 ns) = 15.853 ns; Loc. = LC_X12_Y7_N4; Fanout = 1; REG Node = 'control:inst1\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 32.80 % ) " "Info: Total cell delay = 5.200 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.653 ns ( 67.20 % ) " "Info: Total interconnect delay = 10.653 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|EWunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|EWunit[2] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.679 ns" { control:inst1|EWtime[4] control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst1|EWunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.679 ns" { control:inst1|EWtime[4] {} control:inst1|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[39]~105 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~43 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 {} control:inst1|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} control:inst1|EWunit[2] {} } { 0.000ns 0.888ns 0.728ns 0.000ns 0.707ns 0.000ns 0.000ns 0.000ns 2.043ns 1.738ns 0.000ns 0.000ns 0.000ns 2.498ns 1.110ns 0.000ns 0.000ns 0.000ns 1.320ns 2.031ns 0.000ns 0.000ns 0.783ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 0.978ns 0.123ns 0.815ns 0.804ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|EWunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|EWunit[2] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst1\|light\[5\] control:inst1\|light\[5\] CLK 2.718 ns " "Info: Found hold time violation between source  pin or register \"control:inst1\|light\[5\]\" and destination pin or register \"control:inst1\|light\[5\]\" for clock \"CLK\" (Hold time is 2.718 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.403 ns + Largest " "Info: + Largest clock skew is 4.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.853 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[22\] 2 REG LC_X10_Y4_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N4; Fanout = 3; REG Node = 'div:inst5\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.103 ns) + CELL(0.914 ns) 8.074 ns div:inst5\|LessThan1~0 3 COMB LC_X10_Y3_N3 2 " "Info: 3: + IC(3.103 ns) + CELL(0.914 ns) = 8.074 ns; Loc. = LC_X10_Y3_N3; Fanout = 2; COMB Node = 'div:inst5\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { div:inst5|num[22] div:inst5|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 8.987 ns div:inst5\|LessThan0~0 4 COMB LC_X10_Y3_N6 2 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 8.987 ns; Loc. = LC_X10_Y3_N6; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { div:inst5|LessThan1~0 div:inst5|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.200 ns) 10.936 ns div:inst5\|LessThan0~8 5 COMB LC_X10_Y3_N5 1 " "Info: 5: + IC(1.749 ns) + CELL(0.200 ns) = 10.936 ns; Loc. = LC_X10_Y3_N5; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { div:inst5|LessThan0~0 div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 12.208 ns div:inst5\|LessThan0 6 COMB LC_X10_Y3_N2 42 " "Info: 6: + IC(0.761 ns) + CELL(0.511 ns) = 12.208 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 15.853 ns control:inst1\|light\[5\] 7 REG LC_X6_Y5_N9 2 " "Info: 7: + IC(2.727 ns) + CELL(0.918 ns) = 15.853 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'control:inst1\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 32.80 % ) " "Info: Total cell delay = 5.200 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.653 ns ( 67.20 % ) " "Info: Total interconnect delay = 10.653 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 11.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[8\] 2 REG LC_X9_Y4_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N0; Fanout = 5; REG Node = 'div:inst5\|num\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[8] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.200 ns) 6.388 ns div:inst5\|LessThan0~5 3 COMB LC_X10_Y3_N8 1 " "Info: 3: + IC(2.131 ns) + CELL(0.200 ns) = 6.388 ns; Loc. = LC_X10_Y3_N8; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { div:inst5|num[8] div:inst5|LessThan0~5 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.893 ns div:inst5\|LessThan0~6 4 COMB LC_X10_Y3_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.893 ns; Loc. = LC_X10_Y3_N9; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst5|LessThan0~5 div:inst5|LessThan0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.200 ns) 7.805 ns div:inst5\|LessThan0 5 COMB LC_X10_Y3_N2 42 " "Info: 5: + IC(0.712 ns) + CELL(0.200 ns) = 7.805 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { div:inst5|LessThan0~6 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 11.450 ns control:inst1\|light\[5\] 6 REG LC_X6_Y5_N9 2 " "Info: 6: + IC(2.727 ns) + CELL(0.918 ns) = 11.450 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'control:inst1\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 34.72 % ) " "Info: Total cell delay = 3.975 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 65.28 % ) " "Info: Total interconnect delay = 7.475 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.530 ns - Shortest register register " "Info: - Shortest register to register delay is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|light\[5\] 1 REG LC_X6_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'control:inst1\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.591 ns) 1.530 ns control:inst1\|light\[5\] 2 REG LC_X6_Y5_N9 2 " "Info: 2: + IC(0.939 ns) + CELL(0.591 ns) = 1.530 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'control:inst1\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:inst1|light[5] control:inst1|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.63 % ) " "Info: Total cell delay = 0.591 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 61.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:inst1|light[5] control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { control:inst1|light[5] {} control:inst1|light[5] {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|light[5] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:inst1|light[5] control:inst1|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { control:inst1|light[5] {} control:inst1|light[5] {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst1\|NSunit\[1\] Rflash CLK -0.842 ns register " "Info: tsu for register \"control:inst1\|NSunit\[1\]\" (data pin = \"Rflash\", clock pin = \"CLK\") is -0.842 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.275 ns + Longest pin register " "Info: + Longest pin to register delay is 10.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Rflash 1 PIN PIN_6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 4; PIN Node = 'Rflash'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rflash } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 8 -16 152 24 "Rflash" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.511 ns) 5.965 ns control:inst1\|light\[3\]~1 2 COMB LC_X3_Y6_N3 23 " "Info: 2: + IC(4.322 ns) + CELL(0.511 ns) = 5.965 ns; Loc. = LC_X3_Y6_N3; Fanout = 23; COMB Node = 'control:inst1\|light\[3\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { Rflash control:inst1|light[3]~1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(1.243 ns) 10.275 ns control:inst1\|NSunit\[1\] 3 REG LC_X11_Y3_N8 1 " "Info: 3: + IC(3.067 ns) + CELL(1.243 ns) = 10.275 ns; Loc. = LC_X11_Y3_N8; Fanout = 1; REG Node = 'control:inst1\|NSunit\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { control:inst1|light[3]~1 control:inst1|NSunit[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 28.09 % ) " "Info: Total cell delay = 2.886 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.389 ns ( 71.91 % ) " "Info: Total interconnect delay = 7.389 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { Rflash control:inst1|light[3]~1 control:inst1|NSunit[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { Rflash {} Rflash~combout {} control:inst1|light[3]~1 {} control:inst1|NSunit[1] {} } { 0.000ns 0.000ns 4.322ns 3.067ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 11.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[8\] 2 REG LC_X9_Y4_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N0; Fanout = 5; REG Node = 'div:inst5\|num\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[8] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.200 ns) 6.388 ns div:inst5\|LessThan0~5 3 COMB LC_X10_Y3_N8 1 " "Info: 3: + IC(2.131 ns) + CELL(0.200 ns) = 6.388 ns; Loc. = LC_X10_Y3_N8; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { div:inst5|num[8] div:inst5|LessThan0~5 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.893 ns div:inst5\|LessThan0~6 4 COMB LC_X10_Y3_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.893 ns; Loc. = LC_X10_Y3_N9; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst5|LessThan0~5 div:inst5|LessThan0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.200 ns) 7.805 ns div:inst5\|LessThan0 5 COMB LC_X10_Y3_N2 42 " "Info: 5: + IC(0.712 ns) + CELL(0.200 ns) = 7.805 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { div:inst5|LessThan0~6 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 11.450 ns control:inst1\|NSunit\[1\] 6 REG LC_X11_Y3_N8 1 " "Info: 6: + IC(2.727 ns) + CELL(0.918 ns) = 11.450 ns; Loc. = LC_X11_Y3_N8; Fanout = 1; REG Node = 'control:inst1\|NSunit\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|NSunit[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 34.72 % ) " "Info: Total cell delay = 3.975 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 65.28 % ) " "Info: Total interconnect delay = 7.475 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|NSunit[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|NSunit[1] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { Rflash control:inst1|light[3]~1 control:inst1|NSunit[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { Rflash {} Rflash~combout {} control:inst1|light[3]~1 {} control:inst1|NSunit[1] {} } { 0.000ns 0.000ns 4.322ns 3.067ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.450 ns" { CLK div:inst5|num[8] div:inst5|LessThan0~5 div:inst5|LessThan0~6 div:inst5|LessThan0 control:inst1|NSunit[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.450 ns" { CLK {} CLK~combout {} div:inst5|num[8] {} div:inst5|LessThan0~5 {} div:inst5|LessThan0~6 {} div:inst5|LessThan0 {} control:inst1|NSunit[1] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 0.712ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK digital\[5\] control:inst1\|NSunit\[2\] 29.018 ns register " "Info: tco from clock \"CLK\" to destination pin \"digital\[5\]\" through register \"control:inst1\|NSunit\[2\]\" is 29.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.853 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[22\] 2 REG LC_X10_Y4_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N4; Fanout = 3; REG Node = 'div:inst5\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.103 ns) + CELL(0.914 ns) 8.074 ns div:inst5\|LessThan1~0 3 COMB LC_X10_Y3_N3 2 " "Info: 3: + IC(3.103 ns) + CELL(0.914 ns) = 8.074 ns; Loc. = LC_X10_Y3_N3; Fanout = 2; COMB Node = 'div:inst5\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { div:inst5|num[22] div:inst5|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 8.987 ns div:inst5\|LessThan0~0 4 COMB LC_X10_Y3_N6 2 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 8.987 ns; Loc. = LC_X10_Y3_N6; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { div:inst5|LessThan1~0 div:inst5|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.200 ns) 10.936 ns div:inst5\|LessThan0~8 5 COMB LC_X10_Y3_N5 1 " "Info: 5: + IC(1.749 ns) + CELL(0.200 ns) = 10.936 ns; Loc. = LC_X10_Y3_N5; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { div:inst5|LessThan0~0 div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 12.208 ns div:inst5\|LessThan0 6 COMB LC_X10_Y3_N2 42 " "Info: 6: + IC(0.761 ns) + CELL(0.511 ns) = 12.208 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 15.853 ns control:inst1\|NSunit\[2\] 7 REG LC_X11_Y3_N9 1 " "Info: 7: + IC(2.727 ns) + CELL(0.918 ns) = 15.853 ns; Loc. = LC_X11_Y3_N9; Fanout = 1; REG Node = 'control:inst1\|NSunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|NSunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 32.80 % ) " "Info: Total cell delay = 5.200 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.653 ns ( 67.20 % ) " "Info: Total interconnect delay = 10.653 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|NSunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|NSunit[2] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.789 ns + Longest register pin " "Info: + Longest register to pin delay is 12.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|NSunit\[2\] 1 REG LC_X11_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N9; Fanout = 1; REG Node = 'control:inst1\|NSunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|NSunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.793 ns) + CELL(0.511 ns) 5.304 ns mux41:inst6\|Y\[2\] 2 COMB LC_X4_Y7_N7 7 " "Info: 2: + IC(4.793 ns) + CELL(0.511 ns) = 5.304 ns; Loc. = LC_X4_Y7_N7; Fanout = 7; COMB Node = 'mux41:inst6\|Y\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { control:inst1|NSunit[2] mux41:inst6|Y[2] } "NODE_NAME" } } { "mux41.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/mux41.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.914 ns) 7.515 ns digital47:inst3\|Mux1~0 3 COMB LC_X3_Y7_N8 1 " "Info: 3: + IC(1.297 ns) + CELL(0.914 ns) = 7.515 ns; Loc. = LC_X3_Y7_N8; Fanout = 1; COMB Node = 'digital47:inst3\|Mux1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { mux41:inst6|Y[2] digital47:inst3|Mux1~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(2.322 ns) 12.789 ns digital\[5\] 4 PIN PIN_73 0 " "Info: 4: + IC(2.952 ns) + CELL(2.322 ns) = 12.789 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'digital\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { digital47:inst3|Mux1~0 digital[5] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 72 912 1088 88 "digital\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 29.30 % ) " "Info: Total cell delay = 3.747 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.042 ns ( 70.70 % ) " "Info: Total interconnect delay = 9.042 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.789 ns" { control:inst1|NSunit[2] mux41:inst6|Y[2] digital47:inst3|Mux1~0 digital[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.789 ns" { control:inst1|NSunit[2] {} mux41:inst6|Y[2] {} digital47:inst3|Mux1~0 {} digital[5] {} } { 0.000ns 4.793ns 1.297ns 2.952ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|NSunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|NSunit[2] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.789 ns" { control:inst1|NSunit[2] mux41:inst6|Y[2] digital47:inst3|Mux1~0 digital[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.789 ns" { control:inst1|NSunit[2] {} mux41:inst6|Y[2] {} digital47:inst3|Mux1~0 {} digital[5] {} } { 0.000ns 4.793ns 1.297ns 2.952ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst1\|NSdecade\[3\] RST CLK 9.866 ns register " "Info: th for register \"control:inst1\|NSdecade\[3\]\" (data pin = \"RST\", clock pin = \"CLK\") is 9.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.853 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { 104 -600 -432 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst5\|num\[22\] 2 REG LC_X10_Y4_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N4; Fanout = 3; REG Node = 'div:inst5\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst5|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.103 ns) + CELL(0.914 ns) 8.074 ns div:inst5\|LessThan1~0 3 COMB LC_X10_Y3_N3 2 " "Info: 3: + IC(3.103 ns) + CELL(0.914 ns) = 8.074 ns; Loc. = LC_X10_Y3_N3; Fanout = 2; COMB Node = 'div:inst5\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { div:inst5|num[22] div:inst5|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 8.987 ns div:inst5\|LessThan0~0 4 COMB LC_X10_Y3_N6 2 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 8.987 ns; Loc. = LC_X10_Y3_N6; Fanout = 2; COMB Node = 'div:inst5\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { div:inst5|LessThan1~0 div:inst5|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.200 ns) 10.936 ns div:inst5\|LessThan0~8 5 COMB LC_X10_Y3_N5 1 " "Info: 5: + IC(1.749 ns) + CELL(0.200 ns) = 10.936 ns; Loc. = LC_X10_Y3_N5; Fanout = 1; COMB Node = 'div:inst5\|LessThan0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { div:inst5|LessThan0~0 div:inst5|LessThan0~8 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 12.208 ns div:inst5\|LessThan0 6 COMB LC_X10_Y3_N2 42 " "Info: 6: + IC(0.761 ns) + CELL(0.511 ns) = 12.208 ns; Loc. = LC_X10_Y3_N2; Fanout = 42; COMB Node = 'div:inst5\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { div:inst5|LessThan0~8 div:inst5|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.918 ns) 15.853 ns control:inst1\|NSdecade\[3\] 7 REG LC_X3_Y6_N9 1 " "Info: 7: + IC(2.727 ns) + CELL(0.918 ns) = 15.853 ns; Loc. = LC_X3_Y6_N9; Fanout = 1; REG Node = 'control:inst1\|NSdecade\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { div:inst5|LessThan0 control:inst1|NSdecade[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 32.80 % ) " "Info: Total cell delay = 5.200 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.653 ns ( 67.20 % ) " "Info: Total interconnect delay = 10.653 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|NSdecade[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|NSdecade[3] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns RST 1 PIN PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 17; PIN Node = 'RST'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2/fpga.bdf" { { -8 -16 152 8 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.401 ns) + CELL(0.740 ns) 4.304 ns control:inst1\|light\[3\]~1 2 COMB LC_X3_Y6_N3 23 " "Info: 2: + IC(2.401 ns) + CELL(0.740 ns) = 4.304 ns; Loc. = LC_X3_Y6_N3; Fanout = 23; COMB Node = 'control:inst1\|light\[3\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { RST control:inst1|light[3]~1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.243 ns) 6.208 ns control:inst1\|NSdecade\[3\] 3 REG LC_X3_Y6_N9 1 " "Info: 3: + IC(0.661 ns) + CELL(1.243 ns) = 6.208 ns; Loc. = LC_X3_Y6_N9; Fanout = 1; REG Node = 'control:inst1\|NSdecade\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { control:inst1|light[3]~1 control:inst1|NSdecade[3] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 50.68 % ) " "Info: Total cell delay = 3.146 ns ( 50.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 49.32 % ) " "Info: Total interconnect delay = 3.062 ns ( 49.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { RST control:inst1|light[3]~1 control:inst1|NSdecade[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { RST {} RST~combout {} control:inst1|light[3]~1 {} control:inst1|NSdecade[3] {} } { 0.000ns 0.000ns 2.401ns 0.661ns } { 0.000ns 1.163ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.853 ns" { CLK div:inst5|num[22] div:inst5|LessThan1~0 div:inst5|LessThan0~0 div:inst5|LessThan0~8 div:inst5|LessThan0 control:inst1|NSdecade[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.853 ns" { CLK {} CLK~combout {} div:inst5|num[22] {} div:inst5|LessThan1~0 {} div:inst5|LessThan0~0 {} div:inst5|LessThan0~8 {} div:inst5|LessThan0 {} control:inst1|NSdecade[3] {} } { 0.000ns 0.000ns 1.600ns 3.103ns 0.713ns 1.749ns 0.761ns 2.727ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { RST control:inst1|light[3]~1 control:inst1|NSdecade[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.208 ns" { RST {} RST~combout {} control:inst1|light[3]~1 {} control:inst1|NSdecade[3] {} } { 0.000ns 0.000ns 2.401ns 0.661ns } { 0.000ns 1.163ns 0.740ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:33:38 2017 " "Info: Processing ended: Mon Sep 25 09:33:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
