GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\PTS_module.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\SPI_Slave.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\SPI_top_module.v'
Compiling module 'SPI_top_module'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\SPI_top_module.v":23)
Compiling module 'SPI_slave'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\SPI_Slave.v":23)
NOTE  (EX0101) : Current top module is "SPI_top_module"
WARN  (EX0211) : The output port "MISO" of module "SPI_slave" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\src\SPI_Slave.v":30)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\impl\gwsynthesis\Simple_SPI.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\Simple_SPI\impl\gwsynthesis\Simple_SPI_syn.rpt.html" completed
GowinSynthesis finish
