<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>exemploISP</design>
	<target_verilog>C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\exemploISP.vm</target_verilog>
</SynplifyOutput>
