{"recent": {"/arm/projectscratch/pipd/samsung/ln18fds/mem/supercompiler/workspaces/RA1ULL_FE_compiler/rel_036/read_write_LL/data/eos/margin/status/sram_sp_ullf_mvt_sga1_w3_2022_02_28_01_11.xlsx#True#Sim_Summary#0#None#": {"Path": "/arm/projectscratch/pipd/samsung/ln18fds/mem/supercompiler/workspaces/RA1ULL_FE_compiler/rel_036/read_write_LL/data/eos/margin/status/sram_sp_ullf_mvt_sga1_w3_2022_02_28_01_11.xlsx", "isXlsx": true, "Sheet": "Sim_Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/projectscratch/pipd/samsung/ln18fds/mem/supercompiler/workspaces/RA1ULL_FE_compiler/rel_036/read_write_LL/data/eos/margin/status/sram_sp_ullf_mvt_sga1_w3_2022_02_28_01_11.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx#True#Daily Progress#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx", "isXlsx": true, "Sheet": "Daily Progress", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx#True#Sim Summary#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx", "isXlsx": true, "Sheet": "Sim Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx#True#All Corners#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx", "isXlsx": true, "Sheet": "All Corners", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus/PJ24000404/outputs/MCCG/RA1HD/MCCG_status_report_2022_03_01_12_00.xlsx.dashjsondata"}, "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx#True#Overall_Summary#0#None#": {"Path": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Overall_Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx.dashjsondata"}, "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx#True#Summary_per_corner1#0#None#": {"Path": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Summary_per_corner1", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx.dashjsondata"}, "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx#True#Details1#0#None#": {"Path": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Details1", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx.dashjsondata"}}, "LastLoadedFile": {"1": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_sp_hde_svt_mvt/workspace/COMPILER/DA/RA1HD_DA1/data/eos/da/summary_2/da_report_HS.xlsx#True#Details1#0#None#"}}