{ "Info" "ICPT_EVAL_MODE" "9 Feb 21, 2010 " "Info: Thank you for using the Quartus II software 30-day evaluation. You have 9 days left (until Feb 21, 2010) before compilation and simulation support is disabled." {  } {  } 0 0 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 11:35:26 2010 " "Info: Processing started: Fri Feb 12 11:35:26 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_logic -c user_logic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off user_logic -c user_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_logic-IMP " "Info: Found design unit 1: user_logic-IMP" {  } { { "user_logic.vhd" "" { Text "C:/Documents and Settings/KSR/Desktop/Carleton-University/Thesis/Thesis-Win2010/Thesis-work/HW/Last-ver/user_logic.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 user_logic " "Info: Found entity 1: user_logic" {  } { { "user_logic.vhd" "" { Text "C:/Documents and Settings/KSR/Desktop/Carleton-University/Thesis/Thesis-Win2010/Thesis-work/HW/Last-ver/user_logic.vhd" 105 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "time_delay_tcb_rec user_logic.vhd(258) " "Error (10515): VHDL type mismatch error at user_logic.vhd(258): time_delay_tcb_rec type does not match string literal" {  } { { "user_logic.vhd" "" { Text "C:/Documents and Settings/KSR/Desktop/Carleton-University/Thesis/Thesis-Win2010/Thesis-work/HW/Last-ver/user_logic.vhd" 258 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Allocated 153 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 12 11:35:34 2010 " "Error: Processing ended: Fri Feb 12 11:35:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Error: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  0 s " "Error: Quartus II Full Compilation was unsuccessful. 1 error, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
