Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Iterator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Iterator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Iterator"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Iterator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd" into library work
Parsing entity <Calc>.
Parsing architecture <Behavioral> of entity <calc>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd" into library work
Parsing entity <Iterator>.
Parsing architecture <Behavioral> of entity <iterator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Iterator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Calc> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Iterator>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd".
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <xi>.
    Found 32-bit register for signal <yi>.
    Found 8-bit register for signal <iters>.
    Found 32-bit adder for signal <xi[31]_yi[31]_add_3_OUT> created at line 57.
    Found 8-bit adder for signal <cptiters[7]_GND_6_o_add_5_OUT> created at line 1241.
    Found 32x32-bit multiplier for signal <n0031> created at line 42.
    Found 32x32-bit multiplier for signal <n0032> created at line 42.
    Found 8-bit comparator greater for signal <cptiters[7]_itermax[7]_LessThan_1_o> created at line 57
    Found 32-bit comparator greater for signal <GND_6_o_xi[31]_LessThan_5_o> created at line 57
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Iterator> synthesized.

Synthesizing Unit <Calc>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd".
    Found 32-bit adder for signal <yi1> created at line 24.
    Found 32-bit adder for signal <xi1> created at line 25.
    Found 32-bit subtractor for signal <n0022> created at line 0.
    Found 32x32-bit multiplier for signal <n0012> created at line 42.
    Found 32x32-bit multiplier for signal <n0013> created at line 42.
    Found 32x32-bit multiplier for signal <n0014> created at line 42.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
Unit <Calc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 32x32-bit multiplier                                  : 5
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Iterator>.
The following registers are absorbed into counter <cptiters>: 1 register on signal <cptiters>.
Unit <Iterator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 32x32-bit multiplier                                  : 5
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Iterator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Iterator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Iterator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 389
#      GND                         : 1
#      LUT2                        : 64
#      LUT3                        : 48
#      LUT4                        : 34
#      LUT5                        : 66
#      LUT6                        : 3
#      MUXCY                       : 99
#      VCC                         : 1
#      XORCY                       : 73
# FlipFlops/Latches                : 73
#      FDC                         : 72
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 74
#      OBUF                        : 9
# DSPs                             : 20
#      DSP48E1                     : 20

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  126800     0%  
 Number of Slice LUTs:                  215  out of  63400     0%  
    Number used as Logic:               215  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    215
   Number with an unused Flip Flop:     142  out of    215    66%  
   Number with an unused LUT:             0  out of    215     0%  
   Number of fully used LUT-FF pairs:    73  out of    215    33%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  84  out of    210    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     20  out of    240     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 73    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 13.639ns (Maximum Frequency: 73.320MHz)
   Minimum input arrival time before clock: 3.912ns
   Maximum output required time after clock: 1.039ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 13.639ns (frequency: 73.320MHz)
  Total number of paths / destination ports: 52581879712 / 73
-------------------------------------------------------------------------
Delay:               13.639ns (Levels of Logic = 32)
  Source:            yi_16 (FF)
  Destination:       xi_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: yi_16 to xi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.478   0.445  yi_16 (yi_16)
     DSP48E1:A16->PCOUT47    1   4.036   0.000  fCalc/Mmult_n0014 (fCalc/Mmult_n0014_PCOUT_to_fCalc/Mmult_n00141_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  fCalc/Mmult_n00141 (fCalc/Mmult_n00141_PCOUT_to_fCalc/Mmult_n00142_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  fCalc/Mmult_n00142 (fCalc/Mmult_n00142_PCOUT_to_fCalc/Mmult_n00143_PCIN_47)
     DSP48E1:PCIN47->P0    2   1.518   0.722  fCalc/Mmult_n00143 (fCalc/n0014<34>)
     LUT3:I0->O            1   0.124   0.421  fCalc/Madd_xi16 (fCalc/Madd_xi16)
     LUT4:I3->O            1   0.124   0.000  fCalc/Madd_xi1_lut<0>7 (fCalc/Madd_xi1_lut<0>7)
     MUXCY:S->O            1   0.472   0.000  fCalc/Madd_xi1_cy<0>_6 (fCalc/Madd_xi1_cy<0>7)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_7 (fCalc/Madd_xi1_cy<0>8)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_8 (fCalc/Madd_xi1_cy<0>9)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_9 (fCalc/Madd_xi1_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_10 (fCalc/Madd_xi1_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_11 (fCalc/Madd_xi1_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_12 (fCalc/Madd_xi1_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_13 (fCalc/Madd_xi1_cy<0>14)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_14 (fCalc/Madd_xi1_cy<0>15)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_15 (fCalc/Madd_xi1_cy<0>16)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_16 (fCalc/Madd_xi1_cy<0>17)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_17 (fCalc/Madd_xi1_cy<0>18)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_18 (fCalc/Madd_xi1_cy<0>19)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_19 (fCalc/Madd_xi1_cy<0>20)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_20 (fCalc/Madd_xi1_cy<0>21)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_21 (fCalc/Madd_xi1_cy<0>22)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_22 (fCalc/Madd_xi1_cy<0>23)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_23 (fCalc/Madd_xi1_cy<0>24)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_24 (fCalc/Madd_xi1_cy<0>25)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_25 (fCalc/Madd_xi1_cy<0>26)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_26 (fCalc/Madd_xi1_cy<0>27)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_27 (fCalc/Madd_xi1_cy<0>28)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_28 (fCalc/Madd_xi1_cy<0>29)
     MUXCY:CI->O           0   0.029   0.000  fCalc/Madd_xi1_cy<0>_29 (fCalc/Madd_xi1_cy<0>30)
     XORCY:CI->O           1   0.510   0.536  fCalc/Madd_xi1_xor<0>_30 (xi1<31>)
     LUT5:I3->O            1   0.124   0.000  xi_31_rstpot (xi_31_rstpot)
     FDC:D                     0.030          xi_31
    ----------------------------------------
    Total                     13.639ns (11.515ns logic, 2.124ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 3043 / 146
-------------------------------------------------------------------------
Offset:              3.912ns (Levels of Logic = 35)
  Source:            x0<0> (PAD)
  Destination:       xi_31 (FF)
  Destination Clock: clock rising

  Data Path: x0<0> to xi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.722  x0_0_IBUF (x0_0_IBUF)
     LUT3:I0->O            1   0.124   0.421  fCalc/Madd_xi1 (fCalc/Madd_xi1)
     LUT4:I3->O            1   0.124   0.000  fCalc/Madd_xi1_lut<0>1 (fCalc/Madd_xi1_lut<0>1)
     MUXCY:S->O            1   0.472   0.000  fCalc/Madd_xi1_cy<0>_0 (fCalc/Madd_xi1_cy<0>1)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_1 (fCalc/Madd_xi1_cy<0>2)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_2 (fCalc/Madd_xi1_cy<0>3)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_3 (fCalc/Madd_xi1_cy<0>4)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_4 (fCalc/Madd_xi1_cy<0>5)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_5 (fCalc/Madd_xi1_cy<0>6)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_6 (fCalc/Madd_xi1_cy<0>7)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_7 (fCalc/Madd_xi1_cy<0>8)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_8 (fCalc/Madd_xi1_cy<0>9)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_9 (fCalc/Madd_xi1_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_10 (fCalc/Madd_xi1_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_11 (fCalc/Madd_xi1_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_12 (fCalc/Madd_xi1_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_13 (fCalc/Madd_xi1_cy<0>14)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_14 (fCalc/Madd_xi1_cy<0>15)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_15 (fCalc/Madd_xi1_cy<0>16)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_16 (fCalc/Madd_xi1_cy<0>17)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_17 (fCalc/Madd_xi1_cy<0>18)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_18 (fCalc/Madd_xi1_cy<0>19)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_19 (fCalc/Madd_xi1_cy<0>20)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_20 (fCalc/Madd_xi1_cy<0>21)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_21 (fCalc/Madd_xi1_cy<0>22)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_22 (fCalc/Madd_xi1_cy<0>23)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_23 (fCalc/Madd_xi1_cy<0>24)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_24 (fCalc/Madd_xi1_cy<0>25)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_25 (fCalc/Madd_xi1_cy<0>26)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_26 (fCalc/Madd_xi1_cy<0>27)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_27 (fCalc/Madd_xi1_cy<0>28)
     MUXCY:CI->O           1   0.029   0.000  fCalc/Madd_xi1_cy<0>_28 (fCalc/Madd_xi1_cy<0>29)
     MUXCY:CI->O           0   0.029   0.000  fCalc/Madd_xi1_cy<0>_29 (fCalc/Madd_xi1_cy<0>30)
     XORCY:CI->O           1   0.510   0.536  fCalc/Madd_xi1_xor<0>_30 (xi1<31>)
     LUT5:I3->O            1   0.124   0.000  xi_31_rstpot (xi_31_rstpot)
     FDC:D                     0.030          xi_31
    ----------------------------------------
    Total                      3.912ns (2.233ns logic, 1.679ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.039ns (Levels of Logic = 1)
  Source:            donestate (FF)
  Destination:       done (PAD)
  Source Clock:      clock rising

  Data Path: donestate to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             76   0.478   0.561  donestate (donestate)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      1.039ns (0.478ns logic, 0.561ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.639|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.76 secs
 
--> 

Total memory usage is 418668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

