<dec f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='759' type='89'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16096' u='r' c='_ZL17createGPRPairNodeRN4llvm12SelectionDAGENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1190' u='m' c='_ZNK12_GLOBAL__N_114AArch64Operand10isXSeqPairEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='6219' u='a' c='_ZN12_GLOBAL__N_116AArch64AsmParser18tryParseGPRSeqPairERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='1880' u='r' c='_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='267' c='_ZNK4llvm23AArch64RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
