// Seed: 715422898
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5
    , id_11,
    input wand id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    output wand id_4,
    input wire id_5,
    output logic id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    output wire id_10,
    input wor id_11,
    output uwire id_12
);
  parameter id_14 = 1;
  xor primCall (id_12, id_5, id_9, id_1, id_0, id_11, id_7, id_15, id_3, id_8, id_14);
  wire id_15;
  ;
  always id_6 <= id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_4,
      id_7,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
