//Verilog HDL for "Lib6710_02", "INV2X1" "behavioral"


module INV2X1 ( Y, A );

  input A;
  output Y;

  assign Y = ~A;

endmodule
