module logic_elements(SW, LEDR);

input   [7:0]   SW;
output  [9:0]   LEDR;

//wire    [9:0]   z;
wire    [3:0]   y;
wire    [7:0]   x;

//assign LEDR = z;
assign x = SW;

assign y[0] = x[0] ^ x[4];
assign y[1] = x[1] ^ x[5];
assign y[2] = x[2] ^ x[6];
assign y[3] = x[3] ^ x[7];

assign LEDR[0] = ~(y[0] | y[1] | y[2] | y[3]);



assign y[9:1] = 9'b101010101;

endmodule
