{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580756069263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580756069263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 00:24:28 2020 " "Processing started: Tue Feb  4 00:24:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580756069263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1580756069263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fulladder1 -c fulladder1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fulladder1 -c fulladder1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1580756069263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1580756070114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Design Software" 0 -1 1580756070114 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HalfAdder.vhdl " "Can't analyze file -- file HalfAdder.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1580756111366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder1-Struct " "Found design unit 1: fulladder1-Struct" {  } { { "fulladder1.vhdl" "" { Text "/home/cs254/Documents/fulladder1/fulladder1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113210 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder1 " "Found entity 1: fulladder1" {  } { { "fulladder1.vhdl" "" { Text "/home/cs254/Documents/fulladder1/fulladder1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1580756113210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BasicGates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file BasicGates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicGates " "Found design unit 1: BasicGates" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 X_NOR2-Equations " "Found design unit 8: X_NOR2-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "7 X_NOR2 " "Found entity 7: X_NOR2" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "BasicGates.vhdl" "" { Text "/home/cs254/Documents/fulladder1/BasicGates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580756113215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1580756113215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fulladder1 " "Elaborating entity \"fulladder1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1580756113611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER HALF_ADDER:h1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"HALF_ADDER:h1\"" {  } { { "fulladder1.vhdl" "h1" { Text "/home/cs254/Documents/fulladder1/fulladder1.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1580756113717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"OR_2:o1\"" {  } { { "fulladder1.vhdl" "o1" { Text "/home/cs254/Documents/fulladder1/fulladder1.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1580756113728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1334 " "Peak virtual memory: 1334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580756114108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 00:25:14 2020 " "Processing ended: Tue Feb  4 00:25:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580756114108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580756114108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580756114108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1580756114108 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1580756114839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580756116791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580756116791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 00:25:15 2020 " "Processing started: Tue Feb  4 00:25:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580756116791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1580756116791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/cs254/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim fulladder1 fulladder1 " "Command: quartus_sh -t /home/cs254/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim fulladder1 fulladder1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1580756116794 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim fulladder1 fulladder1 " "Quartus(args): --rtl_sim fulladder1 fulladder1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1580756116794 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1580756118072 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1580756118477 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1580756118484 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/cs254/Documents/fulladder1/simulation/modelsim/fulladder1_run_msim_rtl_vhdl.do" {  } { { "/home/cs254/Documents/fulladder1/simulation/modelsim/fulladder1_run_msim_rtl_vhdl.do" "0" { Text "/home/cs254/Documents/fulladder1/simulation/modelsim/fulladder1_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/cs254/Documents/fulladder1/simulation/modelsim/fulladder1_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1580756119801 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1580756119806 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1580756119809 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1580756119809 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/cs254/Documents/fulladder1/fulladder1_nativelink_simulation.rpt" {  } { { "/home/cs254/Documents/fulladder1/fulladder1_nativelink_simulation.rpt" "0" { Text "/home/cs254/Documents/fulladder1/fulladder1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/cs254/Documents/fulladder1/fulladder1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1580756119809 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/cs254/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/cs254/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1580756119810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580756119814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 00:25:19 2020 " "Processing ended: Tue Feb  4 00:25:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580756119814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580756119814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580756119814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1580756119814 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1580756155802 ""}
