<HEAD>
<LINK REL=STYLESHEET TYPE="text/css" HREF="../../prof/p1sty.txt" TITLE="Resource">
<TITLE>Formal Methods Netlinks</TITLE>
</HEAD>
<BODY CLASS=res>
<A HREF="index.htm"><IMG SRC="../../../rbjgifs/up.gif" ALT=UP BORDER=0></A>
<CENTER>
<A HREF="index.htm"><IMG SRC="../../../rbjgifs/fm.gif" ALT="Formal Methods" BORDER=0></A>
<A HREF="../../logic/log000.htm"><IMG SRC="../../../rbjgifs/net.gif" ALT="net links" BORDER=0 ALIGN=TOP></A>
<P>
<TABLE>
<TR VALIGN=TOP>
<TH COLSPAN=2>
<TABLE CELLPADDING=5>
<TR VALIGN=TOP>
<TH ROWSPAN=4>
<TABLE CLASS=res CELLPADDING=3><TR><TD COLSPAN=2>
<A HREF="http://www.comlab.ox.ac.uk/archive/formal-methods"><IMG SRC="../../../rbjgifs/vlib.gif" BORDER=0 ALIGN=LEFT ALT="WWW Virtual Library"><FONT SIZE=2>
<B>WWW Virtual Library</B></A><BR>
by Jonathan Bowen</FONT>
</TD></TR>
<TR><TH><A HREF="http://www.comlab.ox.ac.uk/archive/formal-methods/repositories.html
">Repositories</A></TH><TH><A HREF="http://www.comlab.ox.ac.uk/archive/formal-methods/whos-who.html
">Who's Who</A></TH></TR>
<TR><TH><A HREF="http://www.comlab.ox.ac.uk/archive/formal-methods/companies.html
">Companies</A></TH><TH><A HREF="http://www.comlab.ox.ac.uk/archive/z/html-z.html
">Z and HTML</A></TH></TR>
</TABLE></TH>
<TH>
<TABLE CLASS=res CELLPADDING=3><TR><TH>
<A HREF="../../logic/log000.htm"><IMG SRC="../../../rbjgifs/logic.gif" BORDER=0 ALT="Logic"></A></TH></TR>
<TR><TH>
<A HREF="news:comp.specification.larch">comp.specification.larch</A>
</TH>
</TR>
<TR>
<TH>
<A HREF="news:comp.specification.misc">comp.specification.misc</A>
</TH>
</TR>
<TR>
<TH>
<A HREF="news:comp.specification.z">comp.specification.z</A>
</TH>
</TR>
</TABLE></TD></TR>
</TABLE></TD></TR>
<TR><TH COLSPAN=2>
<TABLE CLASS=res CELLPADDING=3 CELLSPACING=10>
<TR VALIGN=TOP>
<TD><CENTER><B>
<A HREF="http://theory.doc.ic.ac.uk/">Theory and Formal Methods</A></B><BR>
at Imperial College</CENTER>
</TD>
<TD>
<CENTER><B><A HREF="http://lal.cs.byu.edu/">Laboratory for Applied Logic</A></B><BR>
at Brigham Young University </CENTER>
</TD><TD>
<CENTER><B><A HREF="http://www.cs.ukc.ac.uk/people/staff/hb5/Elsewhere/">Formal Methods Elsewhere</A></B><BR>
at ukc </CENTER>
</TD></TR>
</TABLE>
</TH></TR>
<TR VALIGN=TOP>
<TD>
<TABLE CLASS=res CELLPADDING=3><CAPTION><B>Hardware (academic)</B><BR><FONT SIZE=2>adapted from a compilation by Sofiene Tahar</FONT>
</CAPTION>
<TR><TD>
<B><A HREF="http://www.cl.cam.ac.uk/users/mjcg/Teaching/SpecVer2/SpecVer2.html">Specification and Verification II</A></B><FONT SIZE=2> - <B><A HREF="http://www.cl.cam.ac.uk/users/mjcg/">Mike Gordon</A></B>, Cambridge  University.
Describing hardware with programs (HDLs). Using Floyd-Hoare logic and temporal logic to reason about continuously running programs and hardware. Translating programs to machines (synthesis from Verilog). Specifying structure and behaviour. Parameterised designs. Logical models of transistors. Sequential behaviour and temporal abstraction. Use of Temporal logic directly on hardware models. Linear versus branching time. Model checking for CTL.
</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.ece.utexas.edu/~adnan/course/verif-97/index.html">Verification of Digital Systems</A></B><FONT SIZE=2> - A course by Adnan Aziz, University of Texas</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://goethe.ira.uka.de/people/kropf/lehrveranstaltungen/verifikation/">Vorlesung Hardware-Verifikation</A></B><FONT SIZE=2> - postscript course materials (in German) by Thomas Kropf, University of Karlsruhe.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://lal.cs.byu.edu/lal/holdoc/birtwistle/all/all.html">new_theory `HOL`;</A></B><FONT SIZE=2> - by <B>Graham Birtwistle</B> et. al. 
An online hypertext book providing an introduction to hardware verification in Higher Order Logic.
</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www-cad.eecs.berkeley.edu/~vis/index.html">VIS</A></B><FONT SIZE=2> - Verification interacting with Synthesis, at UC Berkeley.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.cat.syr.edu/~cse773">Formal Specification and Verification of Hardware</A></B><FONT SIZE=2> - Course description by Shui-Kai Chin, Syracuse University</FONT>

</TD></TR></TABLE>
<P>
<TABLE CLASS=res CELLPADDING=3><CAPTION><B>Mixed Hardware-Software</B></CAPTION>
<TR><TD>
<B><A HREF="http://www.cs.ubc.ca/spider/ajh/courses/cpsc538d/index.html">Verification of Mixed Hardware-Software Systems</A></B><FONT SIZE=2> - Alan Hu, University of British Columbia</FONT>
</TD></TR>
<TR><TD>
<B><A HREF="http://www.co-design.com/">Co-Design Automation</A></B><FONT SIZE=2> - Superlog<SUP><FONT SIZE=1>TM</FONT></SUP> - "the future of system simulation and verification"
</FONT>
</TD></TR>
<TR><TD>
<B><A HREF="http://www.intermetrics.com/SLDL">SLDL</A></B><FONT SIZE=2> - System Level Design Language for co-design.
</FONT>
</TD></TR>
</TABLE>

</TD>
<TD>
<TABLE CLASS=res CELLPADDING=3><CAPTION><B>Software</B></CAPTION>
<TR><TD>
<B><A HREF="http://www.cl.cam.ac.uk/users/mjcg/Teaching/SpecVer1/SpecVer1.html">Specification and Verification I</A></B><FONT SIZE=2> - <B><A HREF="http://www.cl.cam.ac.uk/users/mjcg/">Mike Gordon</A></B>, Cambridge
 University.
Program specification: partial and total correctness. Hoare notation. Axioms and rules of Floyd-Hoare logic. Discussion of soundness and completeness. Mechanised program verification: verification conditions. Program refinement. Weakest preconditions. Semantic embedding in higher order logic. The Limitations of Program Verification 
</FONT>
</TD></TR>
<TR><TD>
<B><A HREF="http://www.bell-labs.com/projects/verisoft">Verisoft</A></B><FONT SIZE=2> - a tool from <A HREF="http://www.bell-labs.com/">Lucent Technologies</A> for systematically exploring the state spaces of
software systems composed of several concurrent processes executing
arbitrary code written in full-fledged programming languages, such as
C or C++.
</FONT>
</TD></TR></TABLE>
<P>
<TABLE CLASS=res CELLPADDING=3><CAPTION><B>Hardware (commercial)</B></CAPTION>
<TR><TD>
<B><A HREF="http://chrys.chrysalis.com/">Chrysalis</A></B><FONT SIZE=2> - commercial EDA tools based on verification technology, <A HREF="http://chrys.chrysalis.com/techinfo/">white papers</A>, and <A HREF="http://chrys.chrysalis.com/techinfo/symbolic/symbolic.html#Symbolic_Logic">symbolic logic tutorial material</A>.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.icl.com/da">Higher Level Design Automation</A></B><FONT SIZE=2> - from the <A HREF="http://www.icl.com/">ICL</A> design automation group, <A HREF="http://www.icl.com/services/da1/prod_svise/supervise-2-0.html">SUPERvise</A>, methods and tools for system level design with
<A HREF="http://www.icl.com/services/da1/svdocs/vhdlplusversion20web.html">VHDL+</A>, a superset of VHDL with formal system interface specifications.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.ahl.co.uk/index2.html">Abstract Design Automation</A></B><FONT SIZE=2> - a leading provider of advanced formal verification based system design tools based on <A HREF="http://www.ahl.co.uk/whitepap/analysisdd.html">Analysis Driven Design</A>.
Lambda, Check-off and PolyML.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.compass-da.com/vformal/">VFormal</A></B><FONT SIZE=2> - Finite state hardware verification from Compass Technology?</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.abrltd.co.uk/">Advanced Bytes and Rights Limited</A></B><FONT SIZE=2> - hardware verification technologies based on translating higher order logic to first order logic.</FONT>

</TD></TR></TABLE>

</TD></TR></TABLE>

<TABLE CLASS=res CELLPADDING=3><CAPTION><B>Representation of Formal Notations</B></CAPTION>
<TR><TD>
<B><A HREF="http://www.comlab.ox.ac.uk/archive/z/html-z.html">Z and HTML</A></B><FONT SIZE=2> - Jonathan Bowen's page on the HTML for the formal specification language Z.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://svrc.it.uq.edu.au/Object-Z/pages/latex.html">Object-Z LaTeX Macros </A></B><FONT SIZE=2> - at the software verification research center, University of Queensland.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.w3.org/TR/WD-math">Math HTML</A></B><FONT SIZE=2> - </FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.w3.org/Math/">Math HTML overview</A></B><FONT SIZE=2> - </FONT>

</TD></TR>
<TR><TD>
<B><A HREF="http://www.brics.dk/Projects/AS/index.html">Action Semantics</A></B><FONT SIZE=2> - a story on how to do formal semantics for programming languages.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.kusm.kyoto-u.ac.jp/~tatsuta/proof-sty.html">proof.sty</A></B><FONT SIZE=2> - a LaTeX2e style file by <B><A HREF="http://www.kusm.kyoto-u.ac.jp/~tatsuta">Makoto Tatsuta</A></B> for formatting proof trees.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://www.w3.org/XML/9711theory/">specifying web architecture with Larch</A></B><FONT SIZE=2> - formal modelling relating to XML standards activities by <B><A HREF="http://www.w3.org/People/Connolly">Dan Connolly</A></B>.</FONT>

</TD></TR><TR><TD>
<B><A HREF="http://zeditor.freeservers.com/">zeditor</A></B><FONT SIZE=2> - a freeware Z editor for Windows (rtf files).</B>.</FONT>

</TD></TR></TABLE>


<HR WIDTH="70%">
<CENTER>
<A HREF="index.htm"><IMG SRC="../../../rbjgifs/up.gif" ALT=up BORDER=0></A>
<A HREF="../../index.htm"><IMG SRC="../../../rbjgifs/home.gif" ALT=home BORDER=0></A>
&copy; <A HREF="../../rbj.htm"><IMG SRC="../../../rbjgifs/rbjin1.gif" ALT=RBJ ALIGN=absmiddle BORDER=0></A>
created 1995-10-26 modified 2004-12-23
</BODY>
