Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: flash_mem_cntl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "flash_mem_cntl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "flash_mem_cntl"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : flash_mem_cntl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/flash_memory/flash_memory.vhd" in Library work.
Architecture behavioral of Entity flash_memory is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/flash_memory/flash_mem_cntl.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "//vmware-host/shared folders/Desktop/fpga_connection/flash_memory/flash_mem_cntl.vhd" is newer than current system time.
Entity <flash_mem_cntl> compiled.
Entity <flash_mem_cntl> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <flash_mem_cntl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flash_memory> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <flash_mem_cntl> in library <work> (Architecture <behavioral>).
Entity <flash_mem_cntl> analyzed. Unit <flash_mem_cntl> generated.

Analyzing Entity <flash_memory> in library <work> (Architecture <behavioral>).
Entity <flash_memory> analyzed. Unit <flash_memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <flash_memory>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/flash_memory/flash_memory.vhd".
INFO:Xst:1799 - State write_complete_state is never reached in FSM <current_state>.
INFO:Xst:1799 - State write_delay_extend_state is never reached in FSM <current_state>.
INFO:Xst:1799 - State wait_state is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit register for signal <addr>.
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <read_complete>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <WE>.
    Found 1-bit register for signal <write_complete>.
    Found 16-bit tristate buffer for signal <data>.
    Found 32-bit register for signal <delay_counter>.
    Found 32-bit adder for signal <delay_counter$share0000> created at line 116.
    Found 32-bit register for signal <delay_extend_counter>.
    Found 32-bit adder for signal <delay_extend_counter$addsub0000> created at line 175.
    Found 16-bit register for signal <Mtridata_data> created at line 119.
    Found 1-bit register for signal <Mtrien_data> created at line 119.
    Found 16-bit register for signal <read_data_sig>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 124 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <flash_memory> synthesized.


Synthesizing Unit <flash_mem_cntl>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/flash_memory/flash_mem_cntl.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rst_state                                      |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <cntl_read_data>.
    Found 1-bit register for signal <cntl_read_complete>.
    Found 1-bit register for signal <cntl_write_complete>.
    Found 1-bit register for signal <flash_direction>.
    Found 22-bit register for signal <flash_read_address>.
    Found 1-bit register for signal <flash_rest>.
    Found 22-bit register for signal <flash_write_address>.
    Found 16-bit register for signal <flash_write_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  80 D-type flip-flop(s).
Unit <flash_mem_cntl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 19
 1-bit register                                        : 10
 16-bit register                                       : 4
 22-bit register                                       : 3
 32-bit register                                       : 2
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:8]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 rst_state               | 00000001
 write_wrt_command_state | 00000100
 write_wrt_data_state    | 00010000
 write_wrt_st_state      | 00100000
 write_polling_state     | 01000000
 write_complete_state    | 10000000
 read_state              | 00000010
 read_complete_state     | 00001000
-------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <basic_flash_opertations/current_state/FSM> on signal <current_state[1:8]> with one-hot encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 rst_state                | 00000001
 write_rst_state          | 00000100
 write_state              | 00001000
 write_delay_state        | 00010000
 write_delay_extend_state | unreached
 write_complete_state     | unreached
 read_rst_state           | 00000010
 read_state               | 00100000
 read_delay_state         | 01000000
 read_complete_state      | 10000000
 wait_state               | unreached
--------------------------------------
WARNING:Xst:1710 - FF/Latch <write_complete> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd2> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd4> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FFd3> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_15> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_14> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_13> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_12> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_11> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_10> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_9> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_8> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_7> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_5> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_4> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_3> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_2> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_1> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_data_0> (without init value) has a constant value of 0 in block <basic_flash_opertations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntl_write_complete> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_8> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_9> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_10> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_11> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_12> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_13> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_14> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_15> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_16> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_17> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_18> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_19> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_20> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_21> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_15> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_14> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_13> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_12> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_11> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_10> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_9> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_8> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_7> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_5> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_4> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_3> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_2> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_1> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_0> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<1> Mtridata_data<1> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<2> Mtridata_data<2> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<3> Mtridata_data<3> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<4> Mtridata_data<4> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<5> Mtridata_data<5> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<7> Mtridata_data<7> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<8> Mtridata_data<8> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<9> Mtridata_data<9> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<10> Mtridata_data<10> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<11> Mtridata_data<11> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<12> Mtridata_data<12> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<13> Mtridata_data<13> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<14> Mtridata_data<14> signal will be lost.
WARNING:Xst:638 - in unit basic_flash_opertations Conflict on KEEP property on signal Mtridata_data<0> and Mtridata_data<15> Mtridata_data<15> signal will be lost.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 204
 Flip-Flops                                            : 204

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <delay_extend_counter_31> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_30> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_29> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_28> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_27> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_26> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_25> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_24> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_23> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_22> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_21> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_20> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_19> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_18> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_17> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_16> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_complete> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_0> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_1> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_2> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_3> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_4> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_5> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_6> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_7> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_8> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_9> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_10> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_11> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_12> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_13> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_14> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_extend_counter_15> (without init value) has a constant value of 0 in block <flash_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flash_write_address_16> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_17> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_18> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_19> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_20> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_21> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_FSM_FFd1> has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_FSM_FFd2> has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_FSM_FFd4> has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_15> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_14> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_13> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_12> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_11> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_10> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_9> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_8> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_7> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_5> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_4> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_3> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_2> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_1> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <basic_flash_opertations/Mtridata_data_0> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_0> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_1> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_2> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_3> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_4> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_5> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_7> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_8> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_9> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_10> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_11> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_12> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_13> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_14> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_data_15> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntl_write_complete> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_8> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_9> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_10> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_11> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_12> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_13> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_14> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_write_address_15> (without init value) has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_FSM_FFd3> has a constant value of 0 in block <flash_mem_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<15> and basic_flash_opertations/Mtridata_data<14> basic_flash_opertations/Mtridata_data<14> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<14> and basic_flash_opertations/Mtridata_data<13> basic_flash_opertations/Mtridata_data<13> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<13> and basic_flash_opertations/Mtridata_data<12> basic_flash_opertations/Mtridata_data<12> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<12> and basic_flash_opertations/Mtridata_data<11> basic_flash_opertations/Mtridata_data<11> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<11> and basic_flash_opertations/Mtridata_data<10> basic_flash_opertations/Mtridata_data<10> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<9> basic_flash_opertations/Mtridata_data<9> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<8> basic_flash_opertations/Mtridata_data<8> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<7> basic_flash_opertations/Mtridata_data<7> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<5> basic_flash_opertations/Mtridata_data<5> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<4> basic_flash_opertations/Mtridata_data<4> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<3> basic_flash_opertations/Mtridata_data<3> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<2> basic_flash_opertations/Mtridata_data<2> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<1> basic_flash_opertations/Mtridata_data<1> signal will be lost.
WARNING:Xst:638 - in unit flash_mem_cntl Conflict on KEEP property on signal basic_flash_opertations/Mtridata_data<10> and basic_flash_opertations/Mtridata_data<0> basic_flash_opertations/Mtridata_data<0> signal will be lost.

Optimizing unit <flash_mem_cntl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block flash_mem_cntl, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 138
 Flip-Flops                                            : 138

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : flash_mem_cntl.ngr
Top Level Output File Name         : flash_mem_cntl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 126

Cell Usage :
# BELS                             : 230
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 15
#      LUT2_D                      : 3
#      LUT3                        : 20
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 76
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXCY                       : 38
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 138
#      FD                          : 49
#      FDE                         : 68
#      FDR                         : 3
#      FDRS                        : 1
#      FDS                         : 15
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 86
#      IBUF                        : 25
#      IOBUF                       : 16
#      OBUF                        : 45
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                      110  out of   3584     3%  
 Number of Slice Flip Flops:            138  out of   7168     1%  
 Number of 4 input LUTs:                156  out of   7168     2%  
 Number of IOs:                         126
 Number of bonded IOBs:                  87  out of    173    50%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 138   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.100ns (Maximum Frequency: 109.890MHz)
   Minimum input arrival time before clock: 4.979ns
   Maximum output required time after clock: 7.844ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.100ns (frequency: 109.890MHz)
  Total number of paths / destination ports: 6146 / 174
-------------------------------------------------------------------------
Delay:               9.100ns (Levels of Logic = 11)
  Source:            basic_flash_opertations/delay_counter_11 (FF)
  Destination:       basic_flash_opertations/delay_counter_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: basic_flash_opertations/delay_counter_11 to basic_flash_opertations/delay_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  basic_flash_opertations/delay_counter_11 (basic_flash_opertations/delay_counter_11)
     LUT4:I0->O            1   0.551   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_lut<0> (basic_flash_opertations/current_state_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<0> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<1> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<2> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<3> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<4> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<5> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           5   0.303   0.947  basic_flash_opertations/current_state_cmp_eq00001_wg_cy<6> (basic_flash_opertations/current_state_cmp_eq00001_wg_cy<6>)
     LUT4:I3->O           18   0.551   1.443  basic_flash_opertations/current_state_FSM_FFd1-In1_1 (basic_flash_opertations/current_state_FSM_FFd1-In1)
     LUT4_D:I3->O         15   0.551   1.214  basic_flash_opertations/delay_counter_mux0000<0>1 (N11)
     LUT4:I3->O            1   0.551   0.000  basic_flash_opertations/delay_counter_mux0000<19>1 (basic_flash_opertations/delay_counter_mux0000<19>)
     FD:D                      0.203          basic_flash_opertations/delay_counter_19
    ----------------------------------------
    Total                      9.100ns (4.250ns logic, 4.850ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 97 / 95
-------------------------------------------------------------------------
Offset:              4.979ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       flash_read_address_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to flash_read_address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  rst_IBUF (rst_IBUF)
     LUT2:I0->O           22   0.551   1.600  flash_read_address_not00011 (flash_read_address_not0001)
     FDE:CE                    0.602          flash_read_address_0
    ----------------------------------------
    Total                      4.979ns (1.974ns logic, 3.005ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 59 / 58
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 1)
  Source:            basic_flash_opertations/Mtrien_data (FF)
  Destination:       data<15> (PAD)
  Source Clock:      clk rising

  Data Path: basic_flash_opertations/Mtrien_data to data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.720   1.237  basic_flash_opertations/Mtrien_data (basic_flash_opertations/Mtrien_data)
     IOBUF:T->IO               5.887          data_15_IOBUF (data<15>)
    ----------------------------------------
    Total                      7.844ns (6.607ns logic, 1.237ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 205844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  161 (   0 filtered)
Number of infos    :    4 (   0 filtered)

