library IEEE;
use ieee.std_logic_1164.all;

entity circuit_example is
port( M,N,Q: in std_logic;
		X: out std_logic
);

end circuit_example;

architecture arc_cirtuit_example of circuit_example is 

SIGNAL sig1,sig3,sig2: std_logic;


begin 

sig1<= (NOT(M AND N AND Q));
sig2<= (NOT((M AND (NOT N)) AND Q));
sig3<= (NOT((Q AND(NOT M)) AND N));
X<= (NOT((sig1 AND sig2) AND sig3));

end arc_cirtuit_example;