
#ifndef __JZSOC_SOC_DEV_H__
#define __JZSOC_SOC_DEV_H__

/*
 * Define the module base addresses
 */

/* AHB0 BUS Devices Base */
#define HARB0_IOBASE		0x13000000
#define DDRC_AHB_IOBASE		0x134f0000
#define DDRC_APB_IOBASE		0x13012000
#define DDRPHY_IOBASE		0x13011000
#define LCDC_IOBASE	    	0x13050000
#define IPU_IOBASE	    	0x13080000
#define TIZIANO_IOBASE		0x13300000

/* AHB1 BUS Devices Base */
#define HELIX_IOBASE	0x13100000
#define HELIX_IOBASE_UNIT(ID)	(HELIX_IOBASE + 0x400000 * ID)
#define IVDC_IOBASE		0x13200000
#define LZMA_IOBASE		0x132f0000

/* AHB2 BUS Devices Base */
#define HARB2_IOBASE	0x13400000
#define NEMC_IOBASE		0x13410000
#define PDMA_IOBASE		0x13420000
#define AES_IOBASE  	0x13430000
#define SFC_IOBASE		0x13440000
#define MSC0_IOBASE		0x13450000
#define MSC1_IOBASE		0x13460000
#define HASH_IOBASE		0x13480000
#define GMAC_IOBASE		0x134b0000
#define RSA_IOBASE	    0x134c0000
#define OTG_IOBASE		0x13500000
#define EFUSE_IOBASE	0x13540000

#define	OST_IOBASE		0x12000000

/* APB BUS Devices Base */
#define	CPM_IOBASE		0x10000000
#define	INTC_IOBASE		0x10001000
#define	TCU_IOBASE		0x10002000
#define	RTC_IOBASE		0x10003000
#define	GPIO_IOBASE		0x10010000
#define	AIC0_IOBASE		0x10020000
#define	CODEC_IOBASE	0x10021000
#define MIPI_PHY_IOBASE 0x10022000
#define MIPI_CSI_IOBASE	0x10023000
#define	UART0_IOBASE	0x10030000
#define	UART1_IOBASE	0x10031000
#define	UART2_IOBASE	0x10032000
#define	SSI0_IOBASE		0x10043000
#define	I2C0_IOBASE		0x10050000
#define	I2C1_IOBASE		0x10051000
#define I2C2_IOBASE     0x10052000
#define USBPHY_IOBASE  	0x10060000
#define DES_IOBASE  	0x10061000
#define	SADC_IOBASE		0x10070000
#define	DTRNG_IOBASE	0x10072000
#define	WDT_IOBASE		0x10002000     // TCU == WDT

/* NAND CHIP Base Address*/
#define NEMC_CS1_IOBASE 0X1b000000
#define NEMC_CS2_IOBASE 0X1a000000
#define NEMC_CS3_IOBASE 0X19000000
#define NEMC_CS4_IOBASE 0X18000000
#define NEMC_CS5_IOBASE 0X17000000
#define NEMC_CS6_IOBASE 0X16000000
#define DDRC_BASE	0xb34f0000

#endif
