<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcbmc301_ds_rdata_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcbmc301_ds_rdata_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcbmc301_ds_rdata_ctrl')">atcbmc301_ds_rdata_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.71</td>
<td class="s10 cl rt"><a href="mod2192.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2192.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2192.html#Toggle" > 82.84</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2192.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2192.html#inst_tag_155285"  onclick="showContent('inst_tag_155285')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></td>
<td class="s7 cl rt"> 70.57</td>
<td class="s8 cl rt"><a href="mod2192.html#inst_tag_155285_Line" > 87.50</a></td>
<td class="s5 cl rt"><a href="mod2192.html#inst_tag_155285_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod2192.html#inst_tag_155285_Toggle" > 78.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2192.html#inst_tag_155285_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2192.html#inst_tag_155286"  onclick="showContent('inst_tag_155286')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></td>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2192.html#inst_tag_155286_Toggle" > 87.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_155285'>
<hr>
<a name="inst_tag_155285"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_155285" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.57</td>
<td class="s8 cl rt"><a href="mod2192.html#inst_tag_155285_Line" > 87.50</a></td>
<td class="s5 cl rt"><a href="mod2192.html#inst_tag_155285_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod2192.html#inst_tag_155285_Toggle" > 78.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2192.html#inst_tag_155285_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.57</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 78.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2576.html#inst_tag_195398" >ds1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_155286'>
<hr>
<a name="inst_tag_155286"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_155286" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2192.html#inst_tag_155286_Toggle" > 87.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2192.html#inst_tag_155286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2576.html#inst_tag_195399" >ds2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcbmc301_ds_rdata_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a name="622354901"></a>
<a href="mod2192.html" >atcbmc301_ds_rdata_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2574</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2601</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2610</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2630</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2573                    always @* begin
2574       1/1              mst_rready[0] = mst0_rready &amp; mst0_connect &amp; (mst0_rsid == self_id);
2575       1/1              mst_rready[1] = 1'b0;
2576       1/1              mst_rready[2] = 1'b0;
2577       1/1              mst_rready[3] = 1'b0;
2578       1/1              mst_rready[4] = 1'b0;
2579       1/1              mst_rready[5] = 1'b0;
2580       1/1              mst_rready[6] = 1'b0;
2581       1/1              mst_rready[7] = 1'b0;
2582       1/1              mst_rready[8] = 1'b0;
2583       1/1              mst_rready[9] = 1'b0;
2584       1/1              mst_rready[10] = 1'b0;
2585       1/1              mst_rready[11] = 1'b0;
2586       1/1              mst_rready[12] = 1'b0;
2587       1/1              mst_rready[13] = 1'b0;
2588       1/1              mst_rready[14] = 1'b0;
2589       1/1              mst_rready[15] = 1'b0;
2590                    end
2591                    
2592                    assign ds_rready = ~pending_rvalid;
2593                    assign slv_rvalid = (pending_rvalid | ds_rvalid) &amp; ~rresp_cnt_empty;
2594                    assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
2595                    assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
2596                    assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
2597                    assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
2598                    assign slv_read_data = {slv_rresp,slv_rlast,slv_rdata};
2599                    assign slave_rready = mst_rready[slv_rid[3:0]] &amp; ~rresp_cnt_empty;
2600                    always @(posedge aclk or negedge aresetn) begin
2601       1/1              if (!aresetn) begin
2602       1/1                  pending_rvalid &lt;= 1'b0;
2603                        end
2604                        else begin
2605       1/1                  pending_rvalid &lt;= (pending_rvalid | ds_rvalid) &amp; ~slave_rready;
2606                        end
2607                    end
2608                    
2609                    always @(posedge aclk or negedge aresetn) begin
2610       1/1              if (!aresetn) begin
2611       1/1                  pending_rid &lt;= {(ID_WIDTH + 4){1'b0}};
2612       1/1                  pending_rresp &lt;= 2'b0;
2613       1/1                  pending_rlast &lt;= 1'b0;
2614       1/1                  pending_rdata &lt;= {DATA_WIDTH{1'b0}};
2615                        end
2616       1/1              else if (ds_rvalid &amp; ~slave_rready &amp; ~pending_rvalid) begin
2617       1/1                  pending_rid &lt;= ds_rid;
2618       1/1                  pending_rresp &lt;= ds_rresp;
2619       1/1                  pending_rlast &lt;= ds_rlast;
2620       1/1                  pending_rdata &lt;= ds_rdata;
2621                        end
                        MISSING_ELSE
2622                    end
2623                    
2624                    generate
2625                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2626                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] rresp_cnt;
2627                            assign outstanding_ready = ~rresp_cnt[OUTSTANDING_COUNT_WIDTH - 1];
2628                            assign rresp_cnt_empty = ~|rresp_cnt;
2629                            always @(posedge aclk or negedge aresetn) begin
2630       1/1                      if (!aresetn) begin
2631       1/1                          rresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2632                                end
2633                                else begin
2634       1/1                          rresp_cnt &lt;= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid &amp; slave_rready &amp; slv_rlast &amp; ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en &amp; ~(slv_rvalid &amp; slave_rready &amp; slv_rlast)});
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="622354901"></a>
<a href="mod2192.html" >atcbmc301_ds_rdata_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2594
 EXPRESSION (pending_rvalid ? pending_rid : ds_rid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2595
 EXPRESSION (pending_rvalid ? pending_rresp : ds_rresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2596
 EXPRESSION (pending_rvalid ? pending_rlast : ds_rlast)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2597
 EXPRESSION (pending_rvalid ? pending_rdata : ds_rdata)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="883376465"></a>
<a href="mod2192.html" >atcbmc301_ds_rdata_ctrl ( parameter DATA_WIDTH=64,ID_WIDTH=4,OUTSTANDING_DEPTH=4,DATA_MSB=63,ID_MSB=3,OUTSTANDING_COUNT_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.57</td>
<td class="s7 cl rt"> 78.11</td>
</tr></table>
<span class=inst><a href="mod2192.html#inst_tag_155284_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">338</td>
<td class="rt">264</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">338</td>
<td class="rt">264</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[66:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1238150548"></a>
<a href="mod2192.html" >atcbmc301_ds_rdata_ctrl ( parameter DATA_WIDTH=64,ID_WIDTH=4,OUTSTANDING_DEPTH=8,DATA_MSB=63,ID_MSB=3,OUTSTANDING_COUNT_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s8 cl rt"> 87.57</td>
</tr></table>
<span class=inst><a href="mod2192.html#inst_tag_155285_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">338</td>
<td class="rt">296</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">338</td>
<td class="rt">296</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="622354901"></a>
<a href="mod2192.html" >atcbmc301_ds_rdata_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2594</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2595</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2596</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2597</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2601</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2630</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2594       assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2595       assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2596       assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2597       assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2601           if (!aresetn) begin
               <font color = "green">-1-</font>  
2602               pending_rvalid <= 1'b0;
           <font color = "green">        ==></font>
2603           end
2604           else begin
2605               pending_rvalid <= (pending_rvalid | ds_rvalid) & ~slave_rready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2610           if (!aresetn) begin
               <font color = "green">-1-</font>  
2611               pending_rid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2612               pending_rresp <= 2'b0;
2613               pending_rlast <= 1'b0;
2614               pending_rdata <= {DATA_WIDTH{1'b0}};
2615           end
2616           else if (ds_rvalid & ~slave_rready & ~pending_rvalid) begin
                    <font color = "green">-2-</font>  
2617               pending_rid <= ds_rid;
           <font color = "green">        ==></font>
2618               pending_rresp <= ds_rresp;
2619               pending_rlast <= ds_rlast;
2620               pending_rdata <= ds_rdata;
2621           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2630                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2631                       rresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2632                   end
2633                   else begin
2634                       rresp_cnt <= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid & slave_rready & slv_rlast & ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en & ~(slv_rvalid & slave_rready & slv_rlast)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_155285'>
<a name="inst_tag_155285_Line"></a>
<b>Line Coverage for Instance : <a href="mod2192.html#inst_tag_155285" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>32</td><td>28</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2574</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2601</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2610</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2630</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2573                    always @* begin
2574       1/1              mst_rready[0] = mst0_rready &amp; mst0_connect &amp; (mst0_rsid == self_id);
2575       1/1              mst_rready[1] = 1'b0;
2576       1/1              mst_rready[2] = 1'b0;
2577       1/1              mst_rready[3] = 1'b0;
2578       1/1              mst_rready[4] = 1'b0;
2579       1/1              mst_rready[5] = 1'b0;
2580       1/1              mst_rready[6] = 1'b0;
2581       1/1              mst_rready[7] = 1'b0;
2582       1/1              mst_rready[8] = 1'b0;
2583       1/1              mst_rready[9] = 1'b0;
2584       1/1              mst_rready[10] = 1'b0;
2585       1/1              mst_rready[11] = 1'b0;
2586       1/1              mst_rready[12] = 1'b0;
2587       1/1              mst_rready[13] = 1'b0;
2588       1/1              mst_rready[14] = 1'b0;
2589       1/1              mst_rready[15] = 1'b0;
2590                    end
2591                    
2592                    assign ds_rready = ~pending_rvalid;
2593                    assign slv_rvalid = (pending_rvalid | ds_rvalid) &amp; ~rresp_cnt_empty;
2594                    assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
2595                    assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
2596                    assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
2597                    assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
2598                    assign slv_read_data = {slv_rresp,slv_rlast,slv_rdata};
2599                    assign slave_rready = mst_rready[slv_rid[3:0]] &amp; ~rresp_cnt_empty;
2600                    always @(posedge aclk or negedge aresetn) begin
2601       1/1              if (!aresetn) begin
2602       1/1                  pending_rvalid &lt;= 1'b0;
2603                        end
2604                        else begin
2605       1/1                  pending_rvalid &lt;= (pending_rvalid | ds_rvalid) &amp; ~slave_rready;
2606                        end
2607                    end
2608                    
2609                    always @(posedge aclk or negedge aresetn) begin
2610       1/1              if (!aresetn) begin
2611       1/1                  pending_rid &lt;= {(ID_WIDTH + 4){1'b0}};
2612       1/1                  pending_rresp &lt;= 2'b0;
2613       1/1                  pending_rlast &lt;= 1'b0;
2614       1/1                  pending_rdata &lt;= {DATA_WIDTH{1'b0}};
2615                        end
2616       1/1              else if (ds_rvalid &amp; ~slave_rready &amp; ~pending_rvalid) begin
2617       <font color = "red">0/1     ==>          pending_rid &lt;= ds_rid;</font>
2618       <font color = "red">0/1     ==>          pending_rresp &lt;= ds_rresp;</font>
2619       <font color = "red">0/1     ==>          pending_rlast &lt;= ds_rlast;</font>
2620       <font color = "red">0/1     ==>          pending_rdata &lt;= ds_rdata;</font>
2621                        end
                        MISSING_ELSE
2622                    end
2623                    
2624                    generate
2625                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2626                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] rresp_cnt;
2627                            assign outstanding_ready = ~rresp_cnt[OUTSTANDING_COUNT_WIDTH - 1];
2628                            assign rresp_cnt_empty = ~|rresp_cnt;
2629                            always @(posedge aclk or negedge aresetn) begin
2630       1/1                      if (!aresetn) begin
2631       1/1                          rresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2632                                end
2633                                else begin
2634       1/1                          rresp_cnt &lt;= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid &amp; slave_rready &amp; slv_rlast &amp; ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en &amp; ~(slv_rvalid &amp; slave_rready &amp; slv_rlast)});
</pre>
<hr>
<a name="inst_tag_155285_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2192.html#inst_tag_155285" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2594
 EXPRESSION (pending_rvalid ? pending_rid : ds_rid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2595
 EXPRESSION (pending_rvalid ? pending_rresp : ds_rresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2596
 EXPRESSION (pending_rvalid ? pending_rlast : ds_rlast)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2597
 EXPRESSION (pending_rvalid ? pending_rdata : ds_rdata)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_155285_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2192.html#inst_tag_155285" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">338</td>
<td class="rt">264</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">338</td>
<td class="rt">264</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">132</td>
<td class="rt">78.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[66:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_155285_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2192.html#inst_tag_155285" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">10</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2594</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2596</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2597</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2601</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2630</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2594       assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
                                           <font color = "red">-1-</font>  
                                           <font color = "red">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2595       assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2596       assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2597       assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2601           if (!aresetn) begin
               <font color = "green">-1-</font>  
2602               pending_rvalid <= 1'b0;
           <font color = "green">        ==></font>
2603           end
2604           else begin
2605               pending_rvalid <= (pending_rvalid | ds_rvalid) & ~slave_rready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2610           if (!aresetn) begin
               <font color = "green">-1-</font>  
2611               pending_rid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2612               pending_rresp <= 2'b0;
2613               pending_rlast <= 1'b0;
2614               pending_rdata <= {DATA_WIDTH{1'b0}};
2615           end
2616           else if (ds_rvalid & ~slave_rready & ~pending_rvalid) begin
                    <font color = "red">-2-</font>  
2617               pending_rid <= ds_rid;
           <font color = "red">        ==></font>
2618               pending_rresp <= ds_rresp;
2619               pending_rlast <= ds_rlast;
2620               pending_rdata <= ds_rdata;
2621           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2630                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2631                       rresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2632                   end
2633                   else begin
2634                       rresp_cnt <= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid & slave_rready & slv_rlast & ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en & ~(slv_rvalid & slave_rready & slv_rlast)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_155286'>
<a name="inst_tag_155286_Line"></a>
<b>Line Coverage for Instance : <a href="mod2192.html#inst_tag_155286" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2574</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2601</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2610</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2630</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2573                    always @* begin
2574       1/1              mst_rready[0] = mst0_rready &amp; mst0_connect &amp; (mst0_rsid == self_id);
2575       1/1              mst_rready[1] = 1'b0;
2576       1/1              mst_rready[2] = 1'b0;
2577       1/1              mst_rready[3] = 1'b0;
2578       1/1              mst_rready[4] = 1'b0;
2579       1/1              mst_rready[5] = 1'b0;
2580       1/1              mst_rready[6] = 1'b0;
2581       1/1              mst_rready[7] = 1'b0;
2582       1/1              mst_rready[8] = 1'b0;
2583       1/1              mst_rready[9] = 1'b0;
2584       1/1              mst_rready[10] = 1'b0;
2585       1/1              mst_rready[11] = 1'b0;
2586       1/1              mst_rready[12] = 1'b0;
2587       1/1              mst_rready[13] = 1'b0;
2588       1/1              mst_rready[14] = 1'b0;
2589       1/1              mst_rready[15] = 1'b0;
2590                    end
2591                    
2592                    assign ds_rready = ~pending_rvalid;
2593                    assign slv_rvalid = (pending_rvalid | ds_rvalid) &amp; ~rresp_cnt_empty;
2594                    assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
2595                    assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
2596                    assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
2597                    assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
2598                    assign slv_read_data = {slv_rresp,slv_rlast,slv_rdata};
2599                    assign slave_rready = mst_rready[slv_rid[3:0]] &amp; ~rresp_cnt_empty;
2600                    always @(posedge aclk or negedge aresetn) begin
2601       1/1              if (!aresetn) begin
2602       1/1                  pending_rvalid &lt;= 1'b0;
2603                        end
2604                        else begin
2605       1/1                  pending_rvalid &lt;= (pending_rvalid | ds_rvalid) &amp; ~slave_rready;
2606                        end
2607                    end
2608                    
2609                    always @(posedge aclk or negedge aresetn) begin
2610       1/1              if (!aresetn) begin
2611       1/1                  pending_rid &lt;= {(ID_WIDTH + 4){1'b0}};
2612       1/1                  pending_rresp &lt;= 2'b0;
2613       1/1                  pending_rlast &lt;= 1'b0;
2614       1/1                  pending_rdata &lt;= {DATA_WIDTH{1'b0}};
2615                        end
2616       1/1              else if (ds_rvalid &amp; ~slave_rready &amp; ~pending_rvalid) begin
2617       1/1                  pending_rid &lt;= ds_rid;
2618       1/1                  pending_rresp &lt;= ds_rresp;
2619       1/1                  pending_rlast &lt;= ds_rlast;
2620       1/1                  pending_rdata &lt;= ds_rdata;
2621                        end
                        MISSING_ELSE
2622                    end
2623                    
2624                    generate
2625                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2626                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] rresp_cnt;
2627                            assign outstanding_ready = ~rresp_cnt[OUTSTANDING_COUNT_WIDTH - 1];
2628                            assign rresp_cnt_empty = ~|rresp_cnt;
2629                            always @(posedge aclk or negedge aresetn) begin
2630       1/1                      if (!aresetn) begin
2631       1/1                          rresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2632                                end
2633                                else begin
2634       1/1                          rresp_cnt &lt;= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid &amp; slave_rready &amp; slv_rlast &amp; ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en &amp; ~(slv_rvalid &amp; slave_rready &amp; slv_rlast)});
</pre>
<hr>
<a name="inst_tag_155286_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2192.html#inst_tag_155286" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2594
 EXPRESSION (pending_rvalid ? pending_rid : ds_rid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2595
 EXPRESSION (pending_rvalid ? pending_rresp : ds_rresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2596
 EXPRESSION (pending_rvalid ? pending_rlast : ds_rlast)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2597
 EXPRESSION (pending_rvalid ? pending_rdata : ds_rdata)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_155286_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2192.html#inst_tag_155286" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">338</td>
<td class="rt">296</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">338</td>
<td class="rt">296</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">169</td>
<td class="rt">148</td>
<td class="rt">87.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_rsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rresp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[64:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_read_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_rid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_155286_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2192.html#inst_tag_155286" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_rd_data</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2594</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2595</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2596</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2597</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2601</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2630</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2594       assign slv_rid = pending_rvalid ? pending_rid : ds_rid;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2595       assign slv_rresp = pending_rvalid ? pending_rresp : ds_rresp;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2596       assign slv_rlast = pending_rvalid ? pending_rlast : ds_rlast;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2597       assign slv_rdata = pending_rvalid ? pending_rdata : ds_rdata;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2601           if (!aresetn) begin
               <font color = "green">-1-</font>  
2602               pending_rvalid <= 1'b0;
           <font color = "green">        ==></font>
2603           end
2604           else begin
2605               pending_rvalid <= (pending_rvalid | ds_rvalid) & ~slave_rready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2610           if (!aresetn) begin
               <font color = "green">-1-</font>  
2611               pending_rid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2612               pending_rresp <= 2'b0;
2613               pending_rlast <= 1'b0;
2614               pending_rdata <= {DATA_WIDTH{1'b0}};
2615           end
2616           else if (ds_rvalid & ~slave_rready & ~pending_rvalid) begin
                    <font color = "green">-2-</font>  
2617               pending_rid <= ds_rid;
           <font color = "green">        ==></font>
2618               pending_rresp <= ds_rresp;
2619               pending_rlast <= ds_rlast;
2620               pending_rdata <= ds_rdata;
2621           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2630                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2631                       rresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2632                   end
2633                   else begin
2634                       rresp_cnt <= rresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_rvalid & slave_rready & slv_rlast & ~addr_outstanding_en}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},addr_outstanding_en & ~(slv_rvalid & slave_rready & slv_rlast)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_155285">
    <li>
      <a href="#inst_tag_155285_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_155285_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_155285_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_155285_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_155286">
    <li>
      <a href="#inst_tag_155286_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_155286_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_155286_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_155286_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcbmc301_ds_rdata_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
