{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "02", "@year": "2019", "@timestamp": "2019-11-02T09:28:20.000020-04:00", "@month": "11"}, "ait:date-sort": {"@day": "04", "@year": "2013", "@month": "12"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-acronym": "FP7", "xocs:funding-agency": "Seventh Framework Programme", "xocs:funding-id": "287759", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100011102", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T14:16:36.076241Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "@dptid": "104251901"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "12618 Tallinn", "country": "Estonia", "address-part": "Raja 15", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "@auid": "21743125900", "ce:indexed-name": "Kruus M."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Address-based data processing over N-ary trees", "abstracts": "The existing trends and growing tendency to high-performance computing strongly require traditional computational algorithms to be revised in such a way that would permit optimal hardware implementations to be found. The latter can be done if algorithms can efficiently be mapped to hardware-specific functional blocks that require different style of thinking and manipulation by different operations and memory models. Besides, concurrency (pipelining and parallelism) can be widely applied. This paper focuses on data processing algorithms that use values of incoming data items as memory addresses with one-bit flags indicating presence or absence of data. The main problem of similar known methods is an appearance of huge number of memory cells with no data items (empty holes), which, nevertheless, have to be processed involving lots of unnecessary time. It is proposed to apply N-ary tree technique that enables data items to be stored and found very fast through executing special traversal procedure. Such trees completely differ from known tree-walk tables because they have pre-established configuration that does not require explicit addresses of subsequent (child) nodes. As a result the size of memory needed to keep data items is decreased in number of times. Finally, significantly more complicated problems can be solved faster and with smaller hardware resources. The presented results of numerous experiments clearly demonstrate advantages of the proposed method compared to known implementations. \u00a9 2013 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}]}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Data processing", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Hardware implementation", "@xml:lang": "eng"}, {"$": "N-ary tree", "@xml:lang": "eng"}, {"$": "Search", "@xml:lang": "eng"}, {"$": "Sort", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE EuroCon", "@country": "usa", "issuetitle": "IEEE EuroCon 2013", "volisspag": {"pagerange": {"@first": "1790", "@last": "1797"}}, "@type": "p", "publicationyear": {"@first": "2013"}, "isbn": {"$": "9781467322324", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "IEEE EuroCon 2013", "confcatnumber": "CFP13EUR-ART", "conflocation": {"city-group": "Zagreb", "@country": "hrv"}, "confcode": "101060", "confdate": {"enddate": {"@day": "04", "@year": "2013", "@month": "07"}, "startdate": {"@day": "01", "@year": "2013", "@month": "07"}}}}}, "sourcetitle": "IEEE EuroCon 2013", "article-number": "6625220", "@srcid": "21100269002", "publicationdate": {"year": "2013", "date-text": {"@xfab-added": "true", "$": "2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "821.0", "classification-description": "Woodlands and Forestry"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "04", "@year": "2013", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "370369176", "@idtype": "PUI"}, {"$": "20134917054840", "@idtype": "CPX"}, {"$": "84888586028", "@idtype": "SCP"}, {"$": "84888586028", "@idtype": "SGR"}], "ce:doi": "10.1109/EUROCON.2013.6625220"}}, "tail": {"bibliography": {"@refcount": "27", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs\", The International Journal on Very Large Data Bases, Vol. 21, no. 1, 2012, pp. 1-23.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, \"Introduction to Algorithms\", 2ndedition, MIT Press, 2002.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2ndedition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "Gonzalo Navarro, Rodrigo Paredes, \"On Sorting, Heaps, and Minimum Spanning Trees\", Algorithmica 57: pp. 585-620, 2010.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "On sorting, heaps, and minimum spanning trees"}, "refd-itemidlist": {"itemid": {"$": "77952094710", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57"}, "pagerange": {"@first": "585", "@last": "620"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Navarro", "ce:indexed-name": "Navarro G."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Paredes", "ce:indexed-name": "Paredes R."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "Eduardo Laber, Marco Molinaro, \"An Approximation Algorithm for Binary Searching in Trees\", Algorithmica 59: pp. 601-620, 2011.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "An approximation algorithm for binary searching in trees"}, "refd-itemidlist": {"itemid": {"$": "81955167329", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59"}, "pagerange": {"@first": "601", "@last": "620"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Laber", "ce:indexed-name": "Laber E."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Molinaro", "ce:indexed-name": "Molinaro M."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "James Allen Fill, Tak\u00e9hiko Nakama, \"Analysis of the Expected Number of Bit Comparisons Required by Quickselect\", Algorithmica 58: pp. 730-769, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Analysis of the expected number of bit comparisons required by quickselect"}, "refd-itemidlist": {"itemid": {"$": "77955656360", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "58"}, "pagerange": {"@first": "730", "@last": "769"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.A.", "@_fa": "true", "ce:surname": "Fill", "ce:indexed-name": "Fill J.A."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nakama", "ce:indexed-name": "Nakama T."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", IEEE Symp. IPDPS, April, 2010.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "IEEE Symp. IPDPS"}}, {"ref-fulltext": "N. Satish, M. Harris, and M. Garland, \"Designing efficient sorting algorithms for manycore GPUs\", IEEE Symp. IPDPS, 2009.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "IEEE Symp. IPDPS"}}, {"ref-fulltext": "D. Cederman and P. Tsigas, \"A practical quicksort algorithm for graphics processors\", Proc. 16th Annual European Symposium on Algorithms (ESA 2008), Sep. 2008, pp. 246-258.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-text": "Sep", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "Proc. 16th Annual European Symposium on Algorithms (ESA 2008)"}}, {"@date-locked": "2016-09-16T00:00:00.000", "ref-fulltext": "R. Baraglia, G. Capannini, F. M. Nardini, and F. Silvestri, \"Sorting using Bitonic Network with CUDA\", 7th Workshop on Large-Scale Distributed Systems for Information Retrieval (LSDS-IR), Boston, USA, July, 2009.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting using bitonic network with CUDA"}, "refd-itemidlist": {"itemid": {"$": "84887245445", "@idtype": "SGR"}}, "ref-text": "Boston, USA, July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Capannini", "ce:indexed-name": "Capannini G."}, {"@seq": "3", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Nardini", "ce:indexed-name": "Nardini F.M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}]}, "ref-sourcetitle": "7th Workshop on Large-Scale Distributed Systems for Information Retrieval (LSDS-IR)"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs\", Proc. Symposium on Application Specific Processors, Anaheim, USA, June 2008, pp. 101-107.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "Anaheim, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proc. Symposium on Application Specific Processors"}}, {"ref-fulltext": "D.J. Greaves and S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs\", Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2008.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)"}}, {"ref-fulltext": "S.S. Huang, A. Hormati, D.F. Bacon, and R. Rabbah, \"Liquid Metal: Object-oriented programming across the hardware/software boundary\", European Conference on Object-Oriented Programming, Paphos, Cyprus, 2008.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Liquid metal: Object-oriented programming across the hardware/software boundary"}, "refd-itemidlist": {"itemid": {"$": "67650081614", "@idtype": "SGR"}}, "ref-text": "Paphos, Cyprus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Hormati", "ce:indexed-name": "Hormati A."}, {"@seq": "3", "ce:initials": "D.F.", "@_fa": "true", "ce:surname": "Bacon", "ce:indexed-name": "Bacon D.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rabbah", "ce:indexed-name": "Rabbah R."}]}, "ref-sourcetitle": "European Conference on Object-Oriented Programming"}}, {"ref-fulltext": "A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, and W. Najjar, \"Boosting XML Filtering through a scalable FPGA-based architecture\", Proc. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA, USA, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Boosting XML filtering through a scalable FPGA-based architecture"}, "refd-itemidlist": {"itemid": {"$": "84858633077", "@idtype": "SGR"}}, "ref-text": "Asilomar, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mitra", "ce:indexed-name": "Mitra A."}, {"@seq": "2", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira M.R."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bakalov", "ce:indexed-name": "Bakalov P."}, {"@seq": "4", "ce:initials": "V.J.", "@_fa": "true", "ce:surname": "Tsotras", "ce:indexed-name": "Tsotras V.J."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}]}, "ref-sourcetitle": "Proc. Conference on Innovative Data Systems Research (CIDR)"}}, {"ref-fulltext": "S. Rajasekaran and S. Sen, \"Optimal and Practical Algorithms for Sorting on the PDM\", IEEE Trans. Computers, Vol. 57, no. 4, pp. 547-561, Apr. 2008.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Optimal and practical algorithms for sorting on the PDM"}, "refd-itemidlist": {"itemid": {"$": "40949116340", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "561"}}, "ref-text": "Apr.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rajasekaran", "ce:indexed-name": "Rajasekaran S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sen", "ce:indexed-name": "Sen S."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications, November 2009.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "Cope, B, Cheung, P.Y.K., Luk, W. & Howes, L. \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Transactions on computers, Vol. 59, no. 4, 433-448, 2010.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "Gonzalez, J. & N\u00fa\u00f1ez, R.C. \"LAPACKrc: Fast linear algebra kernels/solvers for FPGA accelerators\", Journal of Physics: Conference Series 180, 2009, available at: http://iopscience.iop.org/1742-6596/ 180/1/012042/pdf/1742-6596-180-1-012042.pdf.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-website": {"ce:e-address": {"$": "http://iopscience.iop.org/1742-6596/180/1/012042/pdf/1742- 6596_180_1_012042.pdf", "@type": "url"}}, "ref-title": {"ref-titletext": "LAPACKrc: Fast linear algebra kernels/solvers for FPGA accelerators"}, "refd-itemidlist": {"itemid": {"$": "77957046861", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gonzalez", "ce:indexed-name": "Gonzalez J."}, {"@seq": "2", "ce:initials": "R.C.", "@_fa": "true", "ce:surname": "N\u00fa\u00f1ez", "ce:indexed-name": "Nunez R.C."}]}, "ref-sourcetitle": "Journal of Physics: Conference Series 180"}}, {"ref-fulltext": "Lakka, M., Chrysos, G., Papaefstathiou, I. & Dollas, A. \"Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor DepthBuffer Algorithm on Reconfigurable Logic and on a GPU\", IEEE International Symposium on Field-Programmable Custom Computing Machines, 57-64, 2011.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Architecture, design, and experimental evaluation of a lightfield descriptor DepthBuffer algorithm on reconfigurable logic and on a GPU"}, "refd-itemidlist": {"itemid": {"$": "79958757486", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "57", "@last": "64"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Lakka", "ce:indexed-name": "Lakka M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "IEEE International Symposium on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Berkeley Design Techn., Inc. (2010). \"An Independent Evaluation of High-Level Synthesis Tools for Xilinx FPGAs\", available at: http://www.xilinx.com/technology/dsp/BDTI-techpaper.pdf.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/technology/dsp/BDTI_techpaper.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "80755165282", "@idtype": "SGR"}}, "ref-text": "Berkeley Design Techn., Inc.", "ref-sourcetitle": "An Independent Evaluation of High-Level Synthesis Tools for Xilinx FPGAs"}}, {"ref-fulltext": "Alfke, P. (2007): Tutorial: \"20 Years of FPGA Evolution\", available at: http://www.hotchips.org/archives/hc19/1-Sun/HC19.tutorial1.02.pdf.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-website": {"ce:e-address": {"$": "http://www.hotchips.org/archives/hc19/1_Sun/HC19.tutorial1.02.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84888616408", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Alfke", "ce:indexed-name": "Alfke P."}]}, "ref-sourcetitle": "Tutorial: \"20 Years of FPGA Evolution\""}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", in Proc. 21st Int. Conf. on Field Programmable Logic and Applications-FPL'2011, September 2011, pp. 405-410.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications-FPL'2011"}}, {"ref-fulltext": "Skliarova I. and Ferrari A.B. \"Reconfigurable Hardware SAT Solvers: A Survey of Systems\", IEEE Transactions on Computers, Vol. 53, issue 11, pp. 1449-1461, 2004.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12th Biennial Baltic Electronics Conf., Invited paper, Tallinn, Estonia, pp. 37-48, 2010.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "Invited paper, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conf."}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, and A. Sudnitson, Design of FPGA-based Circuits using Hierarchical Finite State Machines. TUT Press, 2012.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "D. Mihhailov, A. Sudnitson, V. Sklyarov, and I. Skliarova, \"Implementation of Address-Based Data Sorting on Different FPGA Platforms\", Proc. of 10thEast-West Design & Test Symposium - EWDTS'12, Ukraine, 2012.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Implementation of address-based data sorting on different FPGA platforms"}, "refd-itemidlist": {"itemid": {"$": "84893462933", "@idtype": "SGR"}}, "ref-text": "Ukraine", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of 10thEast-West Design & Test Symposium - EWDTS'12"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45th ACM/IEEE Design Automation Conf., pp. 780-785, 2008.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conf."}}]}}}}, "affiliation": [{"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84888586028", "dc:description": "The existing trends and growing tendency to high-performance computing strongly require traditional computational algorithms to be revised in such a way that would permit optimal hardware implementations to be found. The latter can be done if algorithms can efficiently be mapped to hardware-specific functional blocks that require different style of thinking and manipulation by different operations and memory models. Besides, concurrency (pipelining and parallelism) can be widely applied. This paper focuses on data processing algorithms that use values of incoming data items as memory addresses with one-bit flags indicating presence or absence of data. The main problem of similar known methods is an appearance of huge number of memory cells with no data items (empty holes), which, nevertheless, have to be processed involving lots of unnecessary time. It is proposed to apply N-ary tree technique that enables data items to be stored and found very fast through executing special traversal procedure. Such trees completely differ from known tree-walk tables because they have pre-established configuration that does not require explicit addresses of subsequent (child) nodes. As a result the size of memory needed to keep data items is decreased in number of times. Finally, significantly more complicated problems can be solved faster and with smaller hardware resources. The presented results of numerous experiments clearly demonstrate advantages of the proposed method compared to known implementations. \u00a9 2013 IEEE.", "prism:coverDate": "2013-12-04", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84888586028", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84888586028"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84888586028&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84888586028&origin=inward"}], "prism:isbn": "9781467322324", "prism:publicationName": "IEEE EuroCon 2013", "source-id": "21100269002", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "1790-1797", "dc:title": "Address-based data processing over N-ary trees", "prism:endingPage": "1797", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/EUROCON.2013.6625220", "prism:startingPage": "1790", "article-number": "6625220", "dc:identifier": "SCOPUS_ID:84888586028"}, "idxterms": {"mainterm": [{"$": "Computational algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Data processing algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Functional block", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "a", "@candidate": "n"}, {"$": "High-performance computing", "@weight": "a", "@candidate": "n"}, {"$": "N-ary trees", "@weight": "a", "@candidate": "n"}, {"$": "Search", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Hardware implementation"}, {"@_fa": "true", "$": "N-ary tree"}, {"@_fa": "true", "$": "Search"}, {"@_fa": "true", "$": "Sort"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "3", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Kruus", "@auid": "21743125900", "author-url": "https://api.elsevier.com/content/author/author_id/21743125900", "ce:indexed-name": "Kruus M."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "4", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}