Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jan 13 02:11:10 2022
| Host         : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : system_wrapper
| Device       : xck26sfvc784-2LV
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6529 |     0 |          0 |    117120 |  5.57 |
|   LUT as Logic             | 5591 |     0 |          0 |    117120 |  4.77 |
|   LUT as Memory            |  938 |     0 |          0 |     57600 |  1.63 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  938 |     0 |            |           |       |
| CLB Registers              | 8180 |     0 |          0 |    234240 |  3.49 |
|   Register as Flip Flop    | 8180 |     0 |          0 |    234240 |  3.49 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  145 |     0 |          0 |     14640 |  0.99 |
| F7 Muxes                   |  244 |     0 |          0 |     58560 |  0.42 |
| F8 Muxes                   |    4 |     0 |          0 |     29280 |  0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 23    |          Yes |           - |        Reset |
| 165   |          Yes |         Set |            - |
| 7992  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1469 |     0 |          0 |     14640 | 10.03 |
|   CLBL                                     |  609 |     0 |            |           |       |
|   CLBM                                     |  860 |     0 |            |           |       |
| LUT as Logic                               | 5591 |     0 |          0 |    117120 |  4.77 |
|   using O5 output only                     |  196 |       |            |           |       |
|   using O6 output only                     | 3869 |       |            |           |       |
|   using O5 and O6                          | 1526 |       |            |           |       |
| LUT as Memory                              |  938 |     0 |          0 |     57600 |  1.63 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |  938 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  867 |       |            |           |       |
|     using O5 and O6                        |   71 |       |            |           |       |
| CLB Registers                              | 8180 |     0 |          0 |    234240 |  3.49 |
|   Register driven from within the CLB      | 4578 |       |            |           |       |
|   Register driven from outside the CLB     | 3602 |       |            |           |       |
|     LUT in front of the register is unused | 2417 |       |            |           |       |
|     LUT in front of the register is used   | 1185 |       |            |           |       |
| Unique Control Sets                        |  472 |       |          0 |     29280 |  1.61 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |          0 |       144 |  1.04 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18          |    3 |     0 |          0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    7 |     7 |          0 |       186 |  3.76 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_S          |    4 |     4 |          0 |        35 | 11.43 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       352 |  0.57 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 7992 |            Register |
| LUT6       | 2123 |                 CLB |
| LUT3       | 2033 |                 CLB |
| LUT4       | 1154 |                 CLB |
| SRLC32E    |  797 |                 CLB |
| LUT5       |  782 |                 CLB |
| LUT2       |  780 |                 CLB |
| LUT1       |  245 |                 CLB |
| MUXF7      |  244 |                 CLB |
| SRL16E     |  212 |                 CLB |
| FDSE       |  165 |            Register |
| CARRY8     |  145 |                 CLB |
| FDCE       |   23 |            Register |
| MUXF8      |    4 |                 CLB |
| INBUF      |    4 |                 I/O |
| IBUFCTRL   |    4 |              Others |
| RAMB18E2   |    3 |            BLOCKRAM |
| OBUF       |    3 |                 I/O |
| OBUFT      |    2 |                 I/O |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| system_zynq_ultra_ps_e_0_0 |    1 |
| system_xbar_1              |    1 |
| system_xbar_0              |    1 |
| system_stepper_0_0         |    1 |
| system_proc_sys_reset_0_0  |    1 |
| system_m01_regslice_0      |    1 |
| system_krnl_vadd_1_0       |    1 |
| system_divider_1_0         |    1 |
| system_clk_wiz_0_0         |    1 |
| system_axi_intc_0_0        |    1 |
| system_axi_iic_0_0         |    1 |
| system_axi_gpio_0_0        |    1 |
| system_auto_us_0           |    1 |
| system_auto_pc_3           |    1 |
| system_auto_pc_2           |    1 |
| system_auto_pc_1           |    1 |
| system_auto_pc_0           |    1 |
+----------------------------+------+


