TimeQuest Timing Analyzer report for g48_Lab_3
Thu Mar 19 13:57:22 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version ;
; Revision Name      ; g48_Lab_3                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g48_Tempo.sdc ; OK     ; Thu Mar 19 13:57:20 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 158.3 MHz ; 158.3 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 13.683 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.015      ; 6.370      ;
; 13.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.003      ; 6.327      ;
; 13.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.002     ; 6.303      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.002     ; 6.272      ;
; 13.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.003      ; 6.267      ;
; 13.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.001     ; 6.098      ;
; 13.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.001     ; 6.047      ;
; 14.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.012      ;
; 14.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.016      ; 6.021      ;
; 14.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.988      ;
; 14.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.012     ; 5.969      ;
; 14.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.978      ;
; 14.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.967      ;
; 14.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.017     ; 5.945      ;
; 14.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; 0.016      ; 5.975      ;
; 14.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; 0.016      ; 5.972      ;
; 14.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.954      ;
; 14.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.017     ; 5.914      ;
; 14.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.931      ;
; 14.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.932      ;
; 14.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.929      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.923      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.114 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7                                                               ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                                                        ; clk          ; clk         ; 20.000       ; -0.078     ; 5.846      ;
; 14.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.012     ; 5.909      ;
; 14.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.918      ;
; 14.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.911      ;
; 14.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.908      ;
; 14.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.905      ;
; 14.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.877      ;
; 14.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.874      ;
; 14.170 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.862      ;
; 14.170 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.862      ;
; 14.170 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.862      ;
; 14.170 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.862      ;
; 14.170 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.862      ;
; 14.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.872      ;
; 14.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; 0.016      ; 5.882      ;
; 14.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.869      ;
; 14.191 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                 ; clk          ; clk         ; 20.000       ; -0.012     ; 5.835      ;
; 14.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.839      ;
; 14.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.846      ;
; 14.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.001     ; 5.822      ;
; 14.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk          ; clk         ; 20.000       ; 0.016      ; 5.836      ;
; 14.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.815      ;
; 14.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.793      ;
; 14.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.784      ;
; 14.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.779      ;
; 14.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.769      ;
; 14.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.016     ; 5.740      ;
; 14.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.749      ;
; 14.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.738      ;
; 14.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.733      ;
; 14.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.016     ; 5.689      ;
; 14.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.703      ;
; 14.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.717      ;
; 14.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.715      ;
; 14.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.700      ;
; 14.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.714      ;
; 14.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.713      ;
; 14.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.713      ;
; 14.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.698      ;
; 14.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk          ; clk         ; 20.000       ; -0.001     ; 5.691      ;
; 14.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.674      ;
; 14.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.672      ;
; 14.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.671      ;
; 14.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.670      ;
; 14.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.670      ;
; 14.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.652      ;
; 14.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.650      ;
; 14.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk          ; clk         ; 20.000       ; 0.015      ; 5.665      ;
; 14.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.648      ;
; 14.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.649      ;
; 14.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.647      ;
; 14.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.646      ;
; 14.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.646      ;
; 14.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.012     ; 5.630      ;
; 14.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; 0.004      ; 5.639      ;
; 14.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk          ; clk         ; 20.000       ; -0.017     ; 5.609      ;
; 14.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.619      ;
; 14.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk          ; clk         ; 20.000       ; -0.001     ; 5.618      ;
; 14.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.617      ;
; 14.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.622      ;
; 14.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.616      ;
; 14.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.615      ;
; 14.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk          ; clk         ; 20.000       ; -0.002     ; 5.615      ;
; 14.423 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.609      ;
; 14.423 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.609      ;
; 14.423 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.609      ;
; 14.423 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.609      ;
; 14.423 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]                                                                                                               ; lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                                                        ; clk          ; clk         ; 20.000       ; -0.006     ; 5.609      ;
; 14.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.614      ;
; 14.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk          ; clk         ; 20.000       ; 0.000      ; 5.610      ;
; 14.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk          ; clk         ; 20.000       ; 0.003      ; 5.612      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[28]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[30]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg7 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bpm[*]    ; clk        ; 1.808 ; 1.808 ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; 0.935 ; 0.935 ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; 0.655 ; 0.655 ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; 0.501 ; 0.501 ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; 0.853 ; 0.853 ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; 0.841 ; 0.841 ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; 1.808 ; 1.808 ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 1.357 ; 1.357 ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; 0.560 ; 0.560 ; Rise       ; clk             ;
; enable    ; clk        ; 5.745 ; 5.745 ; Rise       ; clk             ;
; reset     ; clk        ; 5.382 ; 5.382 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; bpm[*]    ; clk        ; 0.578  ; 0.578  ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; 0.116  ; 0.116  ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; 0.141  ; 0.141  ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; 0.168  ; 0.168  ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; -0.045 ; -0.045 ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; -0.052 ; -0.052 ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; -0.465 ; -0.465 ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 0.053  ; 0.053  ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; 0.578  ; 0.578  ; Rise       ; clk             ;
; enable    ; clk        ; -4.062 ; -4.062 ; Rise       ; clk             ;
; reset     ; clk        ; -5.112 ; -5.112 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; beat         ; clk        ; 10.587 ; 10.587 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 8.363  ; 8.363  ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 9.240  ; 9.240  ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 8.379  ; 8.379  ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 9.228  ; 9.228  ; Rise       ; clk             ;
; tempo_enable ; clk        ; 11.829 ; 11.829 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; beat         ; clk        ; 10.587 ; 10.587 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 8.363  ; 8.363  ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 8.363  ; 8.363  ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 9.240  ; 9.240  ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 8.379  ; 8.379  ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 9.228  ; 9.228  ; Rise       ; clk             ;
; tempo_enable ; clk        ; 8.970  ; 8.970  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 17.021 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.021 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10] ; clk          ; clk         ; 20.000       ; -0.066     ; 2.945      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.178 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[6]  ; clk          ; clk         ; 20.000       ; -0.066     ; 2.788      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.205 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[2]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.764      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.292 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.677      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.297 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[20] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.670      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.301 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[1]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.668      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.306 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.661      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.310 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[16] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.657      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.311 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[3]  ; clk          ; clk         ; 20.000       ; -0.063     ; 2.658      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.318 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.649      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.322 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[21] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.645      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.323 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.644      ;
; 17.325 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[18] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.642      ;
; 17.325 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[18] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.642      ;
; 17.325 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[18] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.642      ;
; 17.325 ; lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[18] ; clk          ; clk         ; 20.000       ; -0.065     ; 2.642      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[28]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a36~portb_datain_reg3                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.452      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a36~portb_datain_reg0                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.453      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ops3:auto_generated|altsyncram_6eq1:altsyncram1|ram_block2a18~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; bpm[*]    ; clk        ; 0.298  ; 0.298  ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; -0.074 ; -0.074 ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; -0.188 ; -0.188 ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; -0.269 ; -0.269 ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; -0.075 ; -0.075 ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; -0.063 ; -0.063 ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; 0.298  ; 0.298  ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 0.089  ; 0.089  ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; -0.227 ; -0.227 ; Rise       ; clk             ;
; enable    ; clk        ; 2.572  ; 2.572  ; Rise       ; clk             ;
; reset     ; clk        ; 2.487  ; 2.487  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; bpm[*]    ; clk        ; 0.773  ; 0.773  ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; 0.571  ; 0.571  ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; 0.593  ; 0.593  ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; 0.598  ; 0.598  ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; 0.459  ; 0.459  ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; 0.433  ; 0.433  ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; 0.298  ; 0.298  ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 0.542  ; 0.542  ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; 0.773  ; 0.773  ; Rise       ; clk             ;
; enable    ; clk        ; -1.822 ; -1.822 ; Rise       ; clk             ;
; reset     ; clk        ; -2.366 ; -2.366 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; beat         ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 4.727 ; 4.727 ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 4.727 ; 4.727 ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 4.574 ; 4.574 ; Rise       ; clk             ;
; tempo_enable ; clk        ; 5.654 ; 5.654 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; beat         ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 4.727 ; 4.727 ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 4.574 ; 4.574 ; Rise       ; clk             ;
; tempo_enable ; clk        ; 4.575 ; 4.575 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 13.683 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clk                 ; 13.683 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bpm[*]    ; clk        ; 1.808 ; 1.808 ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; 0.935 ; 0.935 ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; 0.655 ; 0.655 ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; 0.501 ; 0.501 ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; 0.853 ; 0.853 ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; 0.841 ; 0.841 ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; 1.808 ; 1.808 ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 1.357 ; 1.357 ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; 0.560 ; 0.560 ; Rise       ; clk             ;
; enable    ; clk        ; 5.745 ; 5.745 ; Rise       ; clk             ;
; reset     ; clk        ; 5.382 ; 5.382 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; bpm[*]    ; clk        ; 0.773  ; 0.773  ; Rise       ; clk             ;
;  bpm[0]   ; clk        ; 0.571  ; 0.571  ; Rise       ; clk             ;
;  bpm[1]   ; clk        ; 0.593  ; 0.593  ; Rise       ; clk             ;
;  bpm[2]   ; clk        ; 0.598  ; 0.598  ; Rise       ; clk             ;
;  bpm[3]   ; clk        ; 0.459  ; 0.459  ; Rise       ; clk             ;
;  bpm[4]   ; clk        ; 0.433  ; 0.433  ; Rise       ; clk             ;
;  bpm[5]   ; clk        ; 0.298  ; 0.298  ; Rise       ; clk             ;
;  bpm[6]   ; clk        ; 0.542  ; 0.542  ; Rise       ; clk             ;
;  bpm[7]   ; clk        ; 0.773  ; 0.773  ; Rise       ; clk             ;
; enable    ; clk        ; -1.822 ; -1.822 ; Rise       ; clk             ;
; reset     ; clk        ; -2.366 ; -2.366 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; beat         ; clk        ; 10.587 ; 10.587 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 8.363  ; 8.363  ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 9.240  ; 9.240  ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 8.379  ; 8.379  ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 9.228  ; 9.228  ; Rise       ; clk             ;
; tempo_enable ; clk        ; 11.829 ; 11.829 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; beat         ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; count2[*]    ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  count2[0]   ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  count2[1]   ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  count2[2]   ; clk        ; 4.727 ; 4.727 ; Rise       ; clk             ;
;  count2[3]   ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  count2[4]   ; clk        ; 4.574 ; 4.574 ; Rise       ; clk             ;
; tempo_enable ; clk        ; 4.575 ; 4.575 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3561     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3561     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 19 13:57:17 2015
Info: Command: quartus_sta g48_Lab_3 -c g48_Lab_3
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "g48_Lab_3" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity g48_Lab_3 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g48_Lab_3 -section_id "Root Region" was ignored
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning: Overwriting existing clock: altera_reserved_tck
Info: Reading SDC File: 'g48_Tempo.sdc'
Info: Analyzing Slow Model
Info: Worst-case setup slack is 13.683
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    13.683         0.000 clk 
Info: Worst-case hold slack is 0.445
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.445         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 7.436
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.436         0.000 clk 
    Info:    97.531         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 7 output pins without output pin load capacitance assignment
    Info: Pin "beat" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "tempo_enable" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 17.021
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    17.021         0.000 clk 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 7.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.620         0.000 clk 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 268 megabytes
    Info: Processing ended: Thu Mar 19 13:57:22 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


