
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015971                       # Number of seconds simulated
sim_ticks                                 15970921500                       # Number of ticks simulated
final_tick                                15970921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57238                       # Simulator instruction rate (inst/s)
host_op_rate                                    99304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19857965                       # Simulator tick rate (ticks/s)
host_mem_usage                                2041160                       # Number of bytes of host memory used
host_seconds                                   804.26                       # Real time elapsed on the host
sim_insts                                    46034108                       # Number of instructions simulated
sim_ops                                      79866283                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10216128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10216128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1140096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1140096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       159627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             159627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        17814                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             17814                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    639670541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            639670541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     71385737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            71385737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    711056278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           711056278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     159627                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     17814                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   159627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   17814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10215872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1138944                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10216128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1140096                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9791                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10375                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9693                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              997                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1075                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1119                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1207                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1299                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1267                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1261                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1349                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1305                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             844                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15969834000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               159627                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               17814                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  79771                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  44105                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21722                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3295                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    966                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    282                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     77                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   349                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1094                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1101                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1089                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1090                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       107709                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   105.415295                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    84.665178                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   110.243423                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        79103     73.44%     73.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        20414     18.95%     92.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3619      3.36%     95.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2004      1.86%     97.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1104      1.02%     98.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          846      0.79%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          267      0.25%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          187      0.17%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          165      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       107709                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1070                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    149.176636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.298962                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1982.317989                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1069     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1070                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1070                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.631776                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.606852                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.925130                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             715     66.82%     66.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              46      4.30%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             297     27.76%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              12      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1070                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4683881000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7676812250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 798115000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29343.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48093.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      639.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       71.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   639.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    71.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.55                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.91                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   65678                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4023                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                41.15                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.58                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     90000.81                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   39.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               369159420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               196193910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              551493600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              43477380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1261855920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1511134980                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            34523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5292371910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      311488800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        48876855                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9620981565                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           602.406127                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12565027250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     17693500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    533954000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    148973500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    811234250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2853280500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11605785750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               399947100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               212561745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              588214620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              49417740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1603392900                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            33708000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5328560640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      229209600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        28614105                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9736215720                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           609.621374                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12367159250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     15420500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    534160000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     84326250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    596778250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3054181750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11686054750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10186624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10186624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1128832                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1128832                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       159166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             159166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        17638                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             17638                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    637823184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            637823184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     70680455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            70680455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    708503639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           708503639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     159166                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     17638                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   159166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   17638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10186368                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1126784                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10186624                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1128832                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9831                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9815                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9815                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9369                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9753                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10486                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10811                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10486                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              967                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              869                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1101                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1113                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1294                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1271                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             953                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             836                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15970335500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               159166                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               17638                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80197                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  43943                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21476                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9064                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3223                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    934                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   725                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1096                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1087                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       106840                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   105.884538                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    84.850819                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   111.380608                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        78257     73.25%     73.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        20396     19.09%     92.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3613      3.38%     95.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1897      1.78%     97.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1176      1.10%     98.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          863      0.81%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          280      0.26%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          185      0.17%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          173      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       106840                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1060                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    150.128302                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.283659                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1988.799480                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1058     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1060                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1060                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.609434                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.584844                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.918957                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             726     68.49%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              30      2.83%     71.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             297     28.02%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.57%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1060                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4523574000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7507861500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 795810000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28421.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47171.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      637.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       70.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   637.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    70.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.06                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   65879                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4046                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                41.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.94                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     90327.91                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   39.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               364689780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               193825830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              549394440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              42657840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1259397360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1496098950                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            35458080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5284611930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      315218880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        58365270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9599844630                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           601.082663                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12597520000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     18572750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    532920000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    187443000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    820787000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2821454500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11589744250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               398169240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               211631970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              587022240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              49245480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1261241280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1587985230                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33905280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5356872540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      219730080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        26049090                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9731935950                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           609.345008                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12400737500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     14825500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    533382000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     80493750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    572033250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3021976500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11748210500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10203840                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10203840                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1136896                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1136896                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       159435                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             159435                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        17764                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             17764                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    638901143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            638901143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     71185373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            71185373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    710086516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           710086516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     159435                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     17764                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   159435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   17764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10203456                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1135808                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10203840                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1136896                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9837                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9374                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9791                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9820                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9370                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9290                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9722                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9803                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            10095                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10532                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10825                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10451                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10706                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10602                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9660                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9551                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              980                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              894                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1081                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1116                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              946                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              998                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1114                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1126                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1203                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1274                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1283                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1264                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1374                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1336                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14             916                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15             842                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15969984000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               159435                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               17764                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  79594                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43766                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21558                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9355                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   3516                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1168                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    347                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    102                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   299                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   346                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   739                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1025                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1094                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1106                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1090                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1105                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1095                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1088                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1094                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1093                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1097                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1097                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1095                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1080                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1086                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1084                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    34                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       107399                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   105.577147                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    84.686604                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   110.834867                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        78893     73.46%     73.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        20293     18.89%     92.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3678      3.42%     95.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1878      1.75%     97.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1177      1.10%     98.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          834      0.78%     99.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          292      0.27%     99.67% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          201      0.19%     99.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          153      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       107399                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1068                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    149.276217                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    56.558912                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1976.487840                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1066     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1068                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1068                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.617041                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.592344                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.920642                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             727     68.07%     68.07% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              31      2.90%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             302     28.28%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               8      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1068                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4754178250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7743472000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 797145000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29820.03                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48570.03                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      638.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       71.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   638.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    71.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.55                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.05                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   65759                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4012                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                41.25                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.59                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     90124.57                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   39.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               366639000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               194861865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              549829980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              43091100                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1261855920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1508422920                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            36145440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5261131920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      344739360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        43641840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9610359345                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.741029                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12568812750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     19954750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    533948000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    133518750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    897594750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2847848500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11538056750                       # Time in different power states
system.mem_ctrls2_1.actEnergy               400232700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               212717340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              588493080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              49548240                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1264929120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1594627440                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34243200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5362891170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      218472480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        21622620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9748008840                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           610.359786                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12384168000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     16633000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    535206000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     54575000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    568974000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3034873500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11760660000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10208064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10208064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1133696                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1133696                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       159501                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             159501                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        17714                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             17714                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    639165624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            639165624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     70985009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            70985009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    710150632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           710150632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     159501                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     17714                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   159501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   17714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10207872                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    192                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1132224                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10208064                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1133696                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9879                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9408                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9774                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9766                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9349                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9270                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9736                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9816                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            10102                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10564                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10816                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10424                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10790                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10543                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            9734                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9527                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0              980                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              903                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1047                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1089                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              944                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              978                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1121                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1139                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1219                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1305                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1277                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1244                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1370                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1310                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14             940                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15             825                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15970620500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               159501                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               17714                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  80144                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  44002                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21747                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9187                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   3207                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    904                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    224                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     55                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   300                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   355                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   779                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1036                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1080                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1097                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1084                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1089                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1087                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1083                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1079                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1094                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1086                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1087                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1091                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1082                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1075                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1074                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       107684                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   105.304855                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    84.599853                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   110.114102                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        79135     73.49%     73.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        20326     18.88%     92.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3674      3.41%     95.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1914      1.78%     97.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1205      1.12%     98.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          798      0.74%     99.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          300      0.28%     99.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          157      0.15%     99.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          175      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       107684                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1063                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    150.035748                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    56.753841                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1982.527523                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1062     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1063                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1063                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.642521                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.616987                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.936877                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             709     66.70%     66.70% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              38      3.57%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             305     28.69%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               9      0.85%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               2      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1063                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4619037250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7609624750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 797490000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28959.84                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47709.84                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      639.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       70.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   639.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    70.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.55                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.12                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   65532                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3970                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                41.09                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.41                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     90120.03                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   39.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               367288740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               195207210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              549765720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              42809220                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1503842970                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            34845120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5313229920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      281964480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        58737750                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9604686090                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           601.385805                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12582419250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     17250500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    531874000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    196051500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    734155500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2839110500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11652479500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               401596440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               213453570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              589050000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              49537800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1261241280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1604701620                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33547200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5339166630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      221555520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        25570785                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9739474005                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           609.825388                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12363458250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     14176250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    533640000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     78691000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    576852000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3058078250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11709484000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 97                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       22134748                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2992701                       # Number of instructions committed
system.cpu00.committedOps                     5236872                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5164987                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu00.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       421184                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5164987                       # number of integer instructions
system.cpu00.num_fp_insts                       72434                       # number of float instructions
system.cpu00.num_int_register_reads          10337097                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4442620                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2961087                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2315843                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1095716                       # number of memory refs
system.cpu00.num_load_insts                    779037                       # Number of load instructions
system.cpu00.num_store_insts                   316679                       # Number of store instructions
system.cpu00.num_idle_cycles             6796025.403661                       # Number of idle cycles
system.cpu00.num_busy_cycles             15338722.596339                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.692970                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.307030                       # Percentage of idle cycles
system.cpu00.Branches                          491890                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4013167     76.63%     77.06% # Class of executed instruction
system.cpu00.op_class::IntMult                  16802      0.32%     77.38% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.71%     78.09% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51784      0.99%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.08% # Class of executed instruction
system.cpu00.op_class::MemRead                 764010     14.59%     93.67% # Class of executed instruction
system.cpu00.op_class::MemWrite                314850      6.01%     99.68% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5236872                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       27109943                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3335125                       # Number of instructions committed
system.cpu01.committedOps                     5780472                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5708501                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       461370                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5708501                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          11404614                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4905714                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3182629                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2516275                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1296850                       # number of memory refs
system.cpu01.num_load_insts                    940037                       # Number of load instructions
system.cpu01.num_store_insts                   356813                       # Number of store instructions
system.cpu01.num_idle_cycles             4100969.804019                       # Number of idle cycles
system.cpu01.num_busy_cycles             23008973.195981                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.848728                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.151272                       # Percentage of idle cycles
system.cpu01.Branches                          532204                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4355515     75.35%     75.74% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.29%     76.03% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.64%     76.67% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.90%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::MemRead                 925002     16.00%     93.57% # Class of executed instruction
system.cpu01.op_class::MemWrite                354984      6.14%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5780472                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                121                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       31737157                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3827921                       # Number of instructions committed
system.cpu02.committedOps                     6563578                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6491521                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu02.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       519381                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6491521                       # number of integer instructions
system.cpu02.num_fp_insts                       72618                       # number of float instructions
system.cpu02.num_int_register_reads          12941938                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5572646                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3502178                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2805855                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1586435                       # number of memory refs
system.cpu02.num_load_insts                   1171615                       # Number of load instructions
system.cpu02.num_store_insts                   414820                       # Number of store instructions
system.cpu02.num_idle_cycles             203374.356977                       # Number of idle cycles
system.cpu02.num_busy_cycles             31533782.643023                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.993592                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.006408                       # Percentage of idle cycles
system.cpu02.Branches                          590307                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4848924     73.88%     74.22% # Class of executed instruction
system.cpu02.op_class::IntMult                  16832      0.26%     74.47% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36992      0.56%     75.04% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51928      0.79%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     75.83% # Class of executed instruction
system.cpu02.op_class::MemRead                1156572     17.62%     93.45% # Class of executed instruction
system.cpu02.op_class::MemWrite                412991      6.29%     99.74% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6563578                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                 97                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       22130236                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2989138                       # Number of instructions committed
system.cpu03.committedOps                     5231339                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5159454                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu03.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       420790                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5159454                       # number of integer instructions
system.cpu03.num_fp_insts                       72434                       # number of float instructions
system.cpu03.num_int_register_reads          10326210                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4437875                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2958910                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2313893                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1093630                       # number of memory refs
system.cpu03.num_load_insts                    777325                       # Number of load instructions
system.cpu03.num_store_insts                   316305                       # Number of store instructions
system.cpu03.num_idle_cycles             6797766.130148                       # Number of idle cycles
system.cpu03.num_busy_cycles             15332469.869852                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.692829                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.307171                       # Percentage of idle cycles
system.cpu03.Branches                          491476                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4009720     76.65%     77.08% # Class of executed instruction
system.cpu03.op_class::IntMult                  16802      0.32%     77.40% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.71%     78.10% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51784      0.99%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     79.09% # Class of executed instruction
system.cpu03.op_class::MemRead                 762298     14.57%     93.67% # Class of executed instruction
system.cpu03.op_class::MemWrite                314476      6.01%     99.68% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5231339                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                121                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       31941843                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   4014820                       # Number of instructions committed
system.cpu04.committedOps                     6843360                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6771303                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu04.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       537957                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6771303                       # number of integer instructions
system.cpu04.num_fp_insts                       72618                       # number of float instructions
system.cpu04.num_int_register_reads          13501781                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5815274                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3604365                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2898701                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1698600                       # number of memory refs
system.cpu04.num_load_insts                   1265240                       # Number of load instructions
system.cpu04.num_store_insts                   433360                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             31941842.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          608921                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5016541     73.31%     73.63% # Class of executed instruction
system.cpu04.op_class::IntMult                  16832      0.25%     73.88% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.54%     74.42% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51928      0.76%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     75.18% # Class of executed instruction
system.cpu04.op_class::MemRead                1250197     18.27%     93.45% # Class of executed instruction
system.cpu04.op_class::MemWrite                431531      6.31%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6843360                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24684509                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3159608                       # Number of instructions committed
system.cpu05.committedOps                     5501264                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5429336                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       440657                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5429336                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          10856670                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4668007                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3068455                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2412964                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1193805                       # number of memory refs
system.cpu05.num_load_insts                    857686                       # Number of load instructions
system.cpu05.num_store_insts                   336119                       # Number of store instructions
system.cpu05.num_idle_cycles             5608434.255881                       # Number of idle cycles
system.cpu05.num_busy_cycles             19076074.744119                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.772795                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.227205                       # Percentage of idle cycles
system.cpu05.Branches                          511429                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4179408     75.97%     76.38% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.31%     76.69% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.67%     77.36% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.94%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.30% # Class of executed instruction
system.cpu05.op_class::MemRead                 842655     15.32%     93.62% # Class of executed instruction
system.cpu05.op_class::MemWrite                334290      6.08%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5501264                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                115                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29382295                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3479793                       # Number of instructions committed
system.cpu06.committedOps                     6009901                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5937887                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu06.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       478297                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5937887                       # number of integer instructions
system.cpu06.num_fp_insts                       72572                       # number of float instructions
system.cpu06.num_int_register_reads          11855385                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5101214                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3275971                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2600674                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1381877                       # number of memory refs
system.cpu06.num_load_insts                   1008138                       # Number of load instructions
system.cpu06.num_store_insts                   373739                       # Number of store instructions
system.cpu06.num_idle_cycles             2354447.564491                       # Number of idle cycles
system.cpu06.num_busy_cycles             27027847.435509                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.919868                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.080132                       # Percentage of idle cycles
system.cpu06.Branches                          549175                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4499861     74.87%     75.25% # Class of executed instruction
system.cpu06.op_class::IntMult                  16826      0.28%     75.53% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36985      0.62%     76.14% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51892      0.86%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu06.op_class::MemRead                 993099     16.52%     93.53% # Class of executed instruction
system.cpu06.op_class::MemWrite                371910      6.19%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6009901                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12168950                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664671                       # Number of instructions committed
system.cpu07.committedOps                     4697420                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625535                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378899                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625535                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289739                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987736                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728531                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104399                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905189                       # number of memory refs
system.cpu07.num_load_insts                    630816                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7532919.947093                       # Number of idle cycles
system.cpu07.num_busy_cycles             4636030.052907                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.380972                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.619028                       # Percentage of idle cycles
system.cpu07.Branches                          449628                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664242     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615789     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697420                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31739151                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3605747                       # Number of instructions committed
system.cpu08.committedOps                     6245081                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6173110                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       500168                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6173110                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          12294776                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5292729                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3396006                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2710285                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1451431                       # number of memory refs
system.cpu08.num_load_insts                   1055798                       # Number of load instructions
system.cpu08.num_store_insts                   395633                       # Number of store instructions
system.cpu08.num_idle_cycles             201405.787937                       # Number of idle cycles
system.cpu08.num_busy_cycles             31537745.212063                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993654                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006346                       # Percentage of idle cycles
system.cpu08.Branches                          570978                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.36%      0.36% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4665543     74.71%     75.07% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.27%     75.34% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.59%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.83%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     76.76% # Class of executed instruction
system.cpu08.op_class::MemRead                1040763     16.67%     93.42% # Class of executed instruction
system.cpu08.op_class::MemWrite                393804      6.31%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.24%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6245081                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19434226                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2818206                       # Number of instructions committed
system.cpu09.committedOps                     4960602                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4888717                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400829                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4888717                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9794266                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4207060                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2849130                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214077                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992968                       # number of memory refs
system.cpu09.num_load_insts                    696635                       # Number of load instructions
system.cpu09.num_store_insts                   296333                       # Number of store instructions
system.cpu09.num_idle_cycles             7609950.857347                       # Number of idle cycles
system.cpu09.num_busy_cycles             11824275.142653                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608425                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391575                       # Percentage of idle cycles
system.cpu09.Branches                          471526                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839645     77.40%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681608     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294504      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4960602                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19462634                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2817714                       # Number of instructions committed
system.cpu10.committedOps                     4959735                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4887850                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400754                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4887850                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9792706                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4206343                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2848701                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2213735                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      992734                       # number of memory refs
system.cpu10.num_load_insts                    696443                       # Number of load instructions
system.cpu10.num_store_insts                   296291                       # Number of store instructions
system.cpu10.num_idle_cycles             7603765.299336                       # Number of idle cycles
system.cpu10.num_busy_cycles             11858868.700664                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.609315                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.390685                       # Percentage of idle cycles
system.cpu10.Branches                          471418                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3839012     77.40%     77.86% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 681416     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294462      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4959735                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29676928                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3691594                       # Number of instructions committed
system.cpu11.committedOps                     6329708                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6257694                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       499897                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6257694                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          12493352                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5377817                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3394817                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2708586                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1508555                       # number of memory refs
system.cpu11.num_load_insts                   1113305                       # Number of load instructions
system.cpu11.num_store_insts                   395250                       # Number of store instructions
system.cpu11.num_idle_cycles             2104315.628759                       # Number of idle cycles
system.cpu11.num_busy_cycles             27572612.371241                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.929093                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.070907                       # Percentage of idle cycles
system.cpu11.Branches                          570868                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4692990     74.14%     74.50% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.27%     74.76% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.58%     75.35% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.82%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.17% # Class of executed instruction
system.cpu11.op_class::MemRead                1098266     17.35%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                393421      6.22%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6329708                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                103                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       24666080                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3156762                       # Number of instructions committed
system.cpu12.committedOps                     5496513                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5424585                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu12.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       440276                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5424585                       # number of integer instructions
system.cpu12.num_fp_insts                       72480                       # number of float instructions
system.cpu12.num_int_register_reads          10847524                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4664018                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3066353                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2411072                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1192179                       # number of memory refs
system.cpu12.num_load_insts                    856428                       # Number of load instructions
system.cpu12.num_store_insts                   335751                       # Number of store instructions
system.cpu12.num_idle_cycles             5618478.315642                       # Number of idle cycles
system.cpu12.num_busy_cycles             19047601.684358                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.772218                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.227782                       # Percentage of idle cycles
system.cpu12.Branches                          511035                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4176283     75.98%     76.39% # Class of executed instruction
system.cpu12.op_class::IntMult                  16814      0.31%     76.69% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu12.op_class::MemRead                 841397     15.31%     93.62% # Class of executed instruction
system.cpu12.op_class::MemWrite                333922      6.08%     99.69% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5496513                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                109                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29472762                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3480308                       # Number of instructions committed
system.cpu13.committedOps                     6010438                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5938467                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu13.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       478326                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5938467                       # number of integer instructions
system.cpu13.num_fp_insts                       72526                       # number of float instructions
system.cpu13.num_int_register_reads          11856359                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5101766                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3275898                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2601033                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1382305                       # number of memory refs
system.cpu13.num_load_insts                   1008557                       # Number of load instructions
system.cpu13.num_store_insts                   373748                       # Number of store instructions
system.cpu13.num_idle_cycles             2278222.854145                       # Number of idle cycles
system.cpu13.num_busy_cycles             27194539.145855                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.922701                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.077299                       # Percentage of idle cycles
system.cpu13.Branches                          549183                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4500026     74.87%     75.24% # Class of executed instruction
system.cpu13.op_class::IntMult                  16820      0.28%     75.52% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36978      0.62%     76.14% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51856      0.86%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.00% # Class of executed instruction
system.cpu13.op_class::MemRead                 993522     16.53%     93.53% # Class of executed instruction
system.cpu13.op_class::MemWrite                371919      6.19%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6010438                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4666319                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15970921500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4326168                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              560515                       # Transaction distribution
system.piobus.trans_dist::ReadResp             560515                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        45954                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        45954                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        85812                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        85812                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       143480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       143480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        45540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        45540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       162094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       162094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        65254                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        65254                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       102566                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       102566                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       124586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       124586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25590                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25590                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25482                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25482                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       124258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       124258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        64860                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        64860                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       102790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       102790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1121958                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       183816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       183816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       343248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       343248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       573920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       573920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       182160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       182160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       648376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       648376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       261016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       261016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       410264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       410264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       498344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       498344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       101928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       101928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       497032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       497032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       259440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       259440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       411160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       411160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4487832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           467326500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           306230000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           50670000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           95443500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          156560000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           50253000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         173279000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          72058500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         114136000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3668500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         140334500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28341500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28177000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         133678000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          71507000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         114467000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4836288                       # delay histogram for all message
system.ruby.delayHist::mean                 13.353680                       # delay histogram for all message
system.ruby.delayHist::gmean                11.860478                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.051633                       # delay histogram for all message
system.ruby.delayHist                    |      660971     13.67%     13.67% |     3166377     65.47%     79.14% |      381235      7.88%     87.02% |      452746      9.36%     96.38% |      174826      3.61%    100.00% |         133      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4836288                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78407713                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011282                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78397731     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78407713                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78407713                      
system.ruby.latency_hist_seqr::mean          3.415648                      
system.ruby.latency_hist_seqr::gmean         1.494944                      
system.ruby.latency_hist_seqr::stdev        18.691205                      
system.ruby.latency_hist_seqr            |    78376588     99.96%     99.96% |       20417      0.03%     99.99% |       10013      0.01%    100.00% |         513      0.00%    100.00% |         173      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78407713                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77575423                      
system.ruby.hit_latency_hist_seqr::mean      1.767646                      
system.ruby.hit_latency_hist_seqr::gmean     1.425792                      
system.ruby.hit_latency_hist_seqr::stdev     1.309067                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57725280     74.41%     74.41% |           0      0.00%     74.41% |           0      0.00%     74.41% |    19850143     25.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77575423                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       832290                      
system.ruby.miss_latency_hist_seqr::mean   157.021357                      
system.ruby.miss_latency_hist_seqr::gmean   123.533779                      
system.ruby.miss_latency_hist_seqr::stdev    94.365065                      
system.ruby.miss_latency_hist_seqr       |      801165     96.26%     96.26% |       20417      2.45%     98.71% |       10013      1.20%     99.92% |         513      0.06%     99.98% |         173      0.02%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       832290                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1033372                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        40080                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1073452                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4004381                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4006051                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1194562                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        60095                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1254657                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4425740                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2513                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4428253                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       950538                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        30168                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       980706                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3789065                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3790768                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1367434                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        79705                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1447139                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4849237                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2534                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4851771                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1110814                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        49648                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1160462                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4205845                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1721                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4207566                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1263244                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        68379                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1331623                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4605184                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1744                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4606928                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1426503                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        88905                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1515408                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      5035223                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1742                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      5036965                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1031733                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        39840                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1071573                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4000164                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4001834                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1519604                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        98662                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1618266                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      5248689                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2570                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      5251259                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1112090                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        49801                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1161891                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4209551                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1714                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4211265                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1262708                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        68599                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1331307                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4604714                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4606412                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884683                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19373                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904056                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581282                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3582947                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1309676                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        80175                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1389851                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4793709                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2541                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4796250                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       950978                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29908                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980886                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789678                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1689                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3791367                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11812                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40013                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51825                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12025                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39812                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51837                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11843                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39910                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51753                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12604                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39972                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52576                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12093                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40098                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52191                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12119                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40127                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52246                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15366                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40189                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55555                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11201                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39998                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51199                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12019                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39784                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51803                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12005                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39975                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51980                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11787                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39723                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51510                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11301                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39967                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51268                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11508                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40000                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51508                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11833                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40002                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51835                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11729                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40213                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51942                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11540                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39722                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51262                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2447722                      
system.ruby.network.routers00.buffer_writes      2447722                      
system.ruby.network.routers00.sw_input_arbiter_activity      2471266                      
system.ruby.network.routers00.sw_output_arbiter_activity      2447722                      
system.ruby.network.routers00.crossbar_activity      2447722                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3660270                      
system.ruby.network.routers01.buffer_writes      3660270                      
system.ruby.network.routers01.sw_input_arbiter_activity      3715599                      
system.ruby.network.routers01.sw_output_arbiter_activity      3660270                      
system.ruby.network.routers01.crossbar_activity      3660270                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3663947                      
system.ruby.network.routers02.buffer_writes      3663947                      
system.ruby.network.routers02.sw_input_arbiter_activity      3714959                      
system.ruby.network.routers02.sw_output_arbiter_activity      3663947                      
system.ruby.network.routers02.crossbar_activity      3663947                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      1756093                      
system.ruby.network.routers03.buffer_writes      1756093                      
system.ruby.network.routers03.sw_input_arbiter_activity      1764481                      
system.ruby.network.routers03.sw_output_arbiter_activity      1756093                      
system.ruby.network.routers03.crossbar_activity      1756093                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3360691                      
system.ruby.network.routers04.buffer_writes      3360691                      
system.ruby.network.routers04.sw_input_arbiter_activity      3388993                      
system.ruby.network.routers04.sw_output_arbiter_activity      3360691                      
system.ruby.network.routers04.crossbar_activity      3360691                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3071427                      
system.ruby.network.routers05.buffer_writes      3071427                      
system.ruby.network.routers05.sw_input_arbiter_activity      3098394                      
system.ruby.network.routers05.sw_output_arbiter_activity      3071427                      
system.ruby.network.routers05.crossbar_activity      3071427                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3187508                      
system.ruby.network.routers06.buffer_writes      3187508                      
system.ruby.network.routers06.sw_input_arbiter_activity      3221750                      
system.ruby.network.routers06.sw_output_arbiter_activity      3187508                      
system.ruby.network.routers06.crossbar_activity      3187508                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2340627                      
system.ruby.network.routers07.buffer_writes      2340627                      
system.ruby.network.routers07.sw_input_arbiter_activity      2355244                      
system.ruby.network.routers07.sw_output_arbiter_activity      2340627                      
system.ruby.network.routers07.crossbar_activity      2340627                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3102942                      
system.ruby.network.routers08.buffer_writes      3102942                      
system.ruby.network.routers08.sw_input_arbiter_activity      3128283                      
system.ruby.network.routers08.sw_output_arbiter_activity      3102942                      
system.ruby.network.routers08.crossbar_activity      3102942                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3658468                      
system.ruby.network.routers09.buffer_writes      3658468                      
system.ruby.network.routers09.sw_input_arbiter_activity      3699996                      
system.ruby.network.routers09.sw_output_arbiter_activity      3658468                      
system.ruby.network.routers09.crossbar_activity      3658468                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3432693                      
system.ruby.network.routers10.buffer_writes      3432693                      
system.ruby.network.routers10.sw_input_arbiter_activity      3469000                      
system.ruby.network.routers10.sw_output_arbiter_activity      3432693                      
system.ruby.network.routers10.crossbar_activity      3432693                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3175197                      
system.ruby.network.routers11.buffer_writes      3175197                      
system.ruby.network.routers11.sw_input_arbiter_activity      3202196                      
system.ruby.network.routers11.sw_output_arbiter_activity      3175197                      
system.ruby.network.routers11.crossbar_activity      3175197                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      1938250                      
system.ruby.network.routers12.buffer_writes      1938250                      
system.ruby.network.routers12.sw_input_arbiter_activity      1949614                      
system.ruby.network.routers12.sw_output_arbiter_activity      1938250                      
system.ruby.network.routers12.crossbar_activity      1938250                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3566543                      
system.ruby.network.routers13.buffer_writes      3566543                      
system.ruby.network.routers13.sw_input_arbiter_activity      3620704                      
system.ruby.network.routers13.sw_output_arbiter_activity      3566543                      
system.ruby.network.routers13.crossbar_activity      3566543                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3654945                      
system.ruby.network.routers14.buffer_writes      3654945                      
system.ruby.network.routers14.sw_input_arbiter_activity      3708899                      
system.ruby.network.routers14.sw_output_arbiter_activity      3654945                      
system.ruby.network.routers14.crossbar_activity      3654945                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2666275                      
system.ruby.network.routers15.buffer_writes      2666275                      
system.ruby.network.routers15.sw_input_arbiter_activity      2691861                      
system.ruby.network.routers15.sw_output_arbiter_activity      2666275                      
system.ruby.network.routers15.crossbar_activity      2666275                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2257241     40.28%     40.28% |     2528967     45.13%     85.41% |      817474     14.59%    100.00%
system.ruby.network.packets_received::total      5603682                      
system.ruby.network.packets_injected     |     2257241     40.28%     40.28% |     2528967     45.13%     85.41% |      817474     14.59%    100.00%
system.ruby.network.packets_injected::total      5603682                      
system.ruby.network.packet_network_latency |    32782648                       |    30177058                       |     7532423                      
system.ruby.network.packet_queueing_latency |     5301723                       |     2873990                       |      817474                      
system.ruby.network.memory_received      |      637729     83.10%     83.10% |      129665     16.90%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       767394                      
system.ruby.network.memory_network_latency |     5215363                       |     1490866                       |           0                      
system.ruby.network.memory_queueing_latency |     1275473                       |      259330                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.523326                       |   11.932563                       |    9.214266                      
system.ruby.network.average_packet_vqueue_latency |    2.348762                       |    1.136428                       |           1                      
system.ruby.network.average_packet_network_latency    12.579609                      
system.ruby.network.average_packet_queueing_latency     1.604871                      
system.ruby.network.average_packet_latency    14.184480                      
system.ruby.network.average_memory_network_latency     8.738965                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.738984                      
system.ruby.network.flits_received       |     4764529     33.36%     33.36% |     8698443     60.91%     94.28% |      817474      5.72%    100.00%
system.ruby.network.flits_received::total     14280446                      
system.ruby.network.flits_injected       |     4764529     33.36%     33.36% |     8698443     60.91%     94.28% |      817474      5.72%    100.00%
system.ruby.network.flits_injected::total     14280446                      
system.ruby.network.flit_network_latency |    74841761                       |    93534095                       |     7532423                      
system.ruby.network.flit_queueing_latency |    10316307                       |    10121746                       |      817474                      
system.ruby.network.average_flit_vnet_latency |   15.708113                       |   10.752970                       |    9.214266                      
system.ruby.network.average_flit_vqueue_latency |    2.165231                       |    1.163627                       |           1                      
system.ruby.network.average_flit_network_latency    12.318122                      
system.ruby.network.average_flit_queueing_latency     1.488436                      
system.ruby.network.average_flit_latency    13.806558                      
system.ruby.network.ext_in_link_utilization     14280446                      
system.ruby.network.ext_out_link_utilization     14280446                      
system.ruby.network.int_link_utilization     34403152                      
system.ruby.network.avg_link_utilization     1.971209                      
system.ruby.network.avg_vc_load          |    0.453676     23.02%     23.02% |    0.137688      6.98%     30.00% |    0.045258      2.30%     32.30% |    0.036332      1.84%     34.14% |    0.929232     47.14%     81.28% |    0.114983      5.83%     87.11% |    0.067867      3.44%     90.56% |    0.068836      3.49%     94.05% |    0.097582      4.95%     99.00% |    0.006957      0.35%     99.35% |    0.006399      0.32%     99.68% |    0.006398      0.32%    100.00%
system.ruby.network.avg_vc_load::total       1.971209                      
system.ruby.network.average_hops             2.409109                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15970921500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2424588                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.755061                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.417671                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.068112                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      421603     17.39%     17.39% |     1340664     55.29%     72.68% |       35472      1.46%     74.15% |      451895     18.64%     92.78% |      174821      7.21%     99.99% |         133      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2424588                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2399302                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.959856                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.341724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.615451                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      236224      9.85%      9.85% |      880645     36.70%     46.55% |      935997     39.01%     85.56% |      323215     13.47%     99.03% |       22365      0.93%     99.96% |         804      0.03%    100.00% |          47      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2399302                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12398                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.032828                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.586332                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.765755                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3144     25.36%     25.36% |        6328     51.04%     76.40% |        2743     22.12%     98.52% |         181      1.46%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12398                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11573752                      
system.ruby.LD.latency_hist_seqr::mean      10.109222                      
system.ruby.LD.latency_hist_seqr::gmean      1.802668                      
system.ruby.LD.latency_hist_seqr::stdev     41.286043                      
system.ruby.LD.latency_hist_seqr         |    11552065     99.81%     99.81% |       14501      0.13%     99.94% |        6787      0.06%    100.00% |         294      0.00%    100.00% |         104      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11573752                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10943500                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.752807                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416049                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.300655                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8197386     74.91%     74.91% |           0      0.00%     74.91% |           0      0.00%     74.91% |     2746114     25.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10943500                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       630252                      
system.ruby.LD.miss_latency_hist_seqr::mean   155.207420                      
system.ruby.LD.miss_latency_hist_seqr::gmean   119.200768                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.901236                      
system.ruby.LD.miss_latency_hist_seqr    |      608565     96.56%     96.56% |       14501      2.30%     98.86% |        6787      1.08%     99.94% |         294      0.05%     99.98% |         104      0.02%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       630252                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4924382                      
system.ruby.ST.latency_hist_seqr::mean       7.347760                      
system.ruby.ST.latency_hist_seqr::gmean      1.617827                      
system.ruby.ST.latency_hist_seqr::stdev     34.381857                      
system.ruby.ST.latency_hist_seqr         |     4915910     99.83%     99.83% |        5301      0.11%     99.94% |        2896      0.06%     99.99% |         204      0.00%    100.00% |          64      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4924382                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4751419                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.689972                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.375524                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.262480                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3658637     77.00%     77.00% |           0      0.00%     77.00% |           0      0.00%     77.00% |     1092782     23.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4751419                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       172963                      
system.ruby.ST.miss_latency_hist_seqr::mean   162.771304                      
system.ruby.ST.miss_latency_hist_seqr::gmean   139.517798                      
system.ruby.ST.miss_latency_hist_seqr::stdev    92.606776                      
system.ruby.ST.miss_latency_hist_seqr    |      164491     95.10%     95.10% |        5301      3.06%     98.17% |        2896      1.67%     99.84% |         204      0.12%     99.96% |          64      0.04%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       172963                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples     61169636                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.855229                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.439694                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.097145                      
system.ruby.IFETCH.latency_hist_seqr     |    61168714    100.00%    100.00% |         596      0.00%    100.00% |         306      0.00%    100.00% |          14      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61169636                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61142462                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.784320                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.436821                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318257                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45157381     73.86%     73.86% |           0      0.00%     73.86% |           0      0.00%     73.86% |    15985081     26.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61142462                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27174                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   161.402407                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   128.922934                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.710397                      
system.ruby.IFETCH.miss_latency_hist_seqr |       26252     96.61%     96.61% |         596      2.19%     98.80% |         306      1.13%     99.93% |          14      0.05%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27174                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       739943                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.547006                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063748                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.761227                      
system.ruby.RMW_Read.latency_hist_seqr   |      738358     99.79%     99.79% |        1541      0.21%     99.99% |          12      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       739943                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       738042                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.106360                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050376                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.554768                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      711876     96.45%     96.45% |           0      0.00%     96.45% |           0      0.00%     96.45% |       26166      3.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       738042                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   172.622830                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   144.451443                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.346625                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         316     16.62%     16.62% |        1541     81.06%     97.69% |          12      0.63%     98.32% |           7      0.37%     98.68% |           7      0.37%     99.05% |          17      0.89%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      159627     25.03%     25.03% |      159166     24.96%     49.99% |      159435     25.00%     74.99% |      159501     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       637729                      
system.ruby.Directory_Controller.Data    |       17814     25.11%     25.11% |       17638     24.87%     49.98% |       17764     25.04%     75.03% |       17714     24.97%    100.00%
system.ruby.Directory_Controller.Data::total        70930                      
system.ruby.Directory_Controller.Memory_Data |      159627     25.03%     25.03% |      159166     24.96%     49.99% |      159435     25.00%     74.99% |      159501     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       637729                      
system.ruby.Directory_Controller.Memory_Ack |       17814     25.11%     25.11% |       17638     24.87%     49.98% |       17764     25.04%     75.03% |       17714     24.97%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        70930                      
system.ruby.Directory_Controller.CleanReplacement |       14775     25.16%     25.16% |       14600     24.86%     50.01% |       14644     24.93%     74.95% |       14716     25.05%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        58735                      
system.ruby.Directory_Controller.I.Fetch |      159627     25.03%     25.03% |      159166     24.96%     49.99% |      159435     25.00%     74.99% |      159501     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       637729                      
system.ruby.Directory_Controller.M.Data  |       17814     25.11%     25.11% |       17638     24.87%     49.98% |       17764     25.04%     75.03% |       17714     24.97%    100.00%
system.ruby.Directory_Controller.M.Data::total        70930                      
system.ruby.Directory_Controller.M.CleanReplacement |       14775     25.16%     25.16% |       14600     24.86%     50.01% |       14644     24.93%     74.95% |       14716     25.05%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        58735                      
system.ruby.Directory_Controller.IM.Memory_Data |      159627     25.03%     25.03% |      159166     24.96%     49.99% |      159435     25.00%     74.99% |      159501     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       637729                      
system.ruby.Directory_Controller.MI.Memory_Ack |       17814     25.11%     25.11% |       17638     24.87%     49.98% |       17764     25.04%     75.03% |       17714     24.97%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        70930                      
system.ruby.L1Cache_Controller.Load      |      720954      6.23%      6.23% |      842105      7.28%     13.51% |     1015988      8.78%     22.28% |      719636      6.22%     28.50% |     1091036      9.43%     37.93% |        4200      0.04%     37.96% |        4200      0.04%     38.00% |      780309      6.74%     44.74% |      893437      7.72%     52.46% |      615017      5.31%     57.78% |      919069      7.94%     65.72% |      658907      5.69%     71.41% |      658790      5.69%     77.10% |      977003      8.44%     85.54% |      779432      6.73%     92.28% |      893669      7.72%    100.00%
system.ruby.L1Cache_Controller.Load::total     11573752                      
system.ruby.L1Cache_Controller.Ifetch    |     4006052      6.55%      6.55% |     4428254      7.24%     13.79% |     5036966      8.23%     22.02% |     4001835      6.54%     28.56% |     5251260      8.58%     37.15% |           0      0.00%     37.15% |           0      0.00%     37.15% |     4211266      6.88%     44.03% |     4606413      7.53%     51.56% |     3582948      5.86%     57.42% |     4796251      7.84%     65.26% |     3791368      6.20%     71.46% |     3790769      6.20%     77.66% |     4851772      7.93%     85.59% |     4207567      6.88%     92.47% |     4606929      7.53%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61169650                      
system.ruby.L1Cache_Controller.Store     |      352498      6.22%      6.22% |      412552      7.28%     13.51% |      499420      8.82%     22.32% |      351937      6.21%     28.54% |      527230      9.31%     37.84% |        4200      0.07%     37.92% |        4200      0.07%     37.99% |      381582      6.74%     44.73% |      437870      7.73%     52.46% |      289039      5.10%     57.56% |      470782      8.31%     65.87% |      321979      5.68%     71.56% |      321916      5.68%     77.24% |      470136      8.30%     85.54% |      381030      6.73%     92.27% |      437954      7.73%    100.00%
system.ruby.L1Cache_Controller.Store::total      5664325                      
system.ruby.L1Cache_Controller.Inv       |         422      3.97%      3.97% |         475      4.47%      8.44% |         659      6.20%     14.65% |         713      6.71%     21.36% |         716      6.74%     28.10% |         196      1.85%     29.95% |         227      2.14%     32.08% |         698      6.57%     38.66% |         707      6.66%     45.31% |        1265     11.91%     57.22% |         721      6.79%     64.01% |         656      6.18%     70.18% |         931      8.76%     78.95% |         768      7.23%     86.18% |         614      5.78%     91.96% |         854      8.04%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10622                      
system.ruby.L1Cache_Controller.L1_Replacement |       40204      4.97%      4.97% |       61049      7.55%     12.52% |       89070     11.02%     23.54% |       39969      4.94%     28.48% |       99614     12.32%     40.80% |           0      0.00%     40.80% |           0      0.00%     40.80% |       49944      6.18%     46.97% |       68727      8.50%     55.47% |       19502      2.41%     57.89% |       81130     10.03%     67.92% |       30057      3.72%     71.64% |       30328      3.75%     75.39% |       80671      9.98%     85.36% |       49809      6.16%     91.52% |       68550      8.48%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       808624                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.82%      2.82% |          52      2.93%      5.75% |          52      2.93%      8.68% |          52      2.93%     11.61% |          52      2.93%     14.54% |         525     29.59%     44.14% |         525     29.59%     73.73% |          52      2.93%     76.66% |          52      2.93%     79.59% |          52      2.93%     82.53% |          52      2.93%     85.46% |          50      2.82%     88.28% |          52      2.93%     91.21% |          52      2.93%     94.14% |          52      2.93%     97.07% |          52      2.93%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1774                      
system.ruby.L1Cache_Controller.Data      |          23      6.42%      6.42% |          25      6.98%     13.41% |          26      7.26%     20.67% |          26      7.26%     27.93% |          26      7.26%     35.20% |           0      0.00%     35.20% |           0      0.00%     35.20% |          26      7.26%     42.46% |          26      7.26%     49.72% |          25      6.98%     56.70% |          26      7.26%     63.97% |          25      6.98%     70.95% |          26      7.26%     78.21% |          26      7.26%     85.47% |          26      7.26%     92.74% |          26      7.26%    100.00%
system.ruby.L1Cache_Controller.Data::total          358                      
system.ruby.L1Cache_Controller.Data_Exclusive |       26538      4.22%      4.22% |       47203      7.51%     11.73% |       76164     12.12%     23.85% |       26244      4.18%     28.03% |       95133     15.14%     43.17% |           2      0.00%     43.17% |           2      0.00%     43.17% |       36926      5.88%     49.04% |       56052      8.92%     57.96% |       15898      2.53%     60.49% |       47382      7.54%     68.03% |       15930      2.53%     70.57% |       16052      2.55%     73.12% |       76148     12.12%     85.24% |       36898      5.87%     91.11% |       55866      8.89%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       628438                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.23%      4.23% |          75      4.23%      8.46% |          75      4.23%     12.68% |          75      4.23%     16.91% |          75      4.23%     21.14% |         362     20.41%     41.54% |         362     20.41%     61.95% |          75      4.23%     66.18% |          75      4.23%     70.41% |          75      4.23%     74.63% |          75      4.23%     78.86% |          75      4.23%     83.09% |          75      4.23%     87.32% |          75      4.23%     91.54% |          75      4.23%     95.77% |          75      4.23%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1774                      
system.ruby.L1Cache_Controller.Data_all_Acks |       15113      7.52%      7.52% |       15304      7.61%     15.13% |       14381      7.15%     22.29% |       15165      7.54%     29.83% |        5997      2.98%     32.81% |         175      0.09%     32.90% |         175      0.09%     32.99% |       14487      7.21%     40.20% |       14143      7.04%     47.23% |        5039      2.51%     49.74% |       35232     17.53%     67.27% |       15566      7.74%     75.01% |       15717      7.82%     82.83% |        5989      2.98%     85.81% |       14369      7.15%     92.96% |       14155      7.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       201007                      
system.ruby.L1Cache_Controller.Ack       |           3      0.42%      0.42% |           2      0.28%      0.70% |           1      0.14%      0.84% |           0      0.00%      0.84% |           1      0.14%      0.98% |         350     48.81%     49.79% |         350     48.81%     98.61% |           1      0.14%     98.74% |           1      0.14%     98.88% |           2      0.28%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          717                      
system.ruby.L1Cache_Controller.Ack_all   |          24      2.24%      2.24% |          26      2.43%      4.67% |          27      2.52%      7.19% |          26      2.43%      9.62% |          27      2.52%     12.14% |         350     32.68%     44.82% |         350     32.68%     77.50% |          27      2.52%     80.02% |          27      2.52%     82.54% |          26      2.43%     84.97% |          27      2.52%     87.49% |          26      2.43%     89.92% |          27      2.52%     92.44% |          27      2.52%     94.96% |          27      2.52%     97.48% |          27      2.52%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1071                      
system.ruby.L1Cache_Controller.WB_Ack    |       38929      4.95%      4.95% |       58942      7.49%     12.43% |       87752     11.15%     23.58% |       38688      4.91%     28.49% |       97516     12.39%     40.88% |           0      0.00%     40.88% |           0      0.00%     40.88% |       48648      6.18%     47.06% |       67446      8.57%     55.63% |       18227      2.32%     57.94% |       79022     10.04%     67.98% |       28757      3.65%     71.64% |       29015      3.69%     75.32% |       78560      9.98%     85.30% |       48494      6.16%     91.46% |       67226      8.54%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       787222                      
system.ruby.L1Cache_Controller.NP.Load   |       26616      4.23%      4.23% |       47281      7.51%     11.73% |       76242     12.10%     23.84% |       26321      4.18%     28.01% |       95210     15.12%     43.13% |         182      0.03%     43.16% |         182      0.03%     43.19% |       37004      5.87%     49.06% |       56130      8.91%     57.97% |       15976      2.54%     60.51% |       47460      7.53%     68.04% |       16008      2.54%     70.59% |       16130      2.56%     73.15% |       76226     12.10%     85.25% |       36976      5.87%     91.12% |       55944      8.88%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       629888                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1660      6.20%      6.20% |        2490      9.30%     15.50% |        1699      6.34%     21.84% |        1663      6.21%     28.05% |        2489      9.29%     37.34% |           0      0.00%     37.34% |           0      0.00%     37.34% |        1679      6.27%     43.61% |        1661      6.20%     49.81% |        1665      6.22%     56.03% |        2491      9.30%     65.33% |        1685      6.29%     71.62% |        1695      6.33%     77.95% |        2502      9.34%     87.29% |        1696      6.33%     93.63% |        1707      6.37%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26782                      
system.ruby.L1Cache_Controller.NP.Store  |       13463      7.73%      7.73% |       12813      7.36%     15.09% |       12662      7.27%     22.36% |       13519      7.76%     30.12% |        3451      1.98%     32.10% |         175      0.10%     32.20% |         175      0.10%     32.30% |       12796      7.35%     39.65% |       12468      7.16%     46.81% |        3396      1.95%     48.76% |       32714     18.78%     67.55% |       13899      7.98%     75.53% |       14037      8.06%     83.59% |        3478      2.00%     85.58% |       12671      7.28%     92.86% |       12434      7.14%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       174151                      
system.ruby.L1Cache_Controller.NP.Inv    |         280      3.84%      3.84% |         331      4.54%      8.38% |         503      6.90%     15.28% |         493      6.76%     22.05% |         472      6.48%     28.52% |           0      0.00%     28.52% |           0      0.00%     28.52% |         528      7.24%     35.77% |         565      7.75%     43.52% |         729     10.00%     53.52% |         530      7.27%     60.79% |         514      7.05%     67.84% |         636      8.73%     76.57% |         597      8.19%     84.76% |         481      6.60%     91.36% |         630      8.64%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7289                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          10      2.55%      2.55% |          23      5.87%      8.42% |          43     10.97%     19.39% |           7      1.79%     21.17% |          81     20.66%     41.84% |           0      0.00%     41.84% |           0      0.00%     41.84% |          35      8.93%     50.77% |          37      9.44%     60.20% |           0      0.00%     60.20% |          50     12.76%     72.96% |           4      1.02%     73.98% |           8      2.04%     76.02% |          32      8.16%     84.18% |          25      6.38%     90.56% |          37      9.44%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          392                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          10      2.52%      2.52% |          45     11.34%     13.85% |          38      9.57%     23.43% |           8      2.02%     25.44% |          60     15.11%     40.55% |           0      0.00%     40.55% |           0      0.00%     40.55% |          29      7.30%     47.86% |          25      6.30%     54.16% |           0      0.00%     54.16% |          49     12.34%     66.50% |           4      1.01%     67.51% |          10      2.52%     70.03% |          43     10.83%     80.86% |          22      5.54%     86.40% |          54     13.60%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          397                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.49%      3.49% |         522      3.49%      6.98% |         522      3.49%     10.47% |         522      3.49%     13.96% |         521      3.48%     17.44% |        3826     25.58%     43.02% |        3826     25.58%     68.59% |         522      3.49%     72.08% |         522      3.49%     75.57% |         522      3.49%     79.06% |         522      3.49%     82.55% |         522      3.49%     86.04% |         522      3.49%     89.53% |         522      3.49%     93.02% |         522      3.49%     96.51% |         522      3.49%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14959                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4004381      6.55%      6.55% |     4425740      7.24%     13.79% |     5035223      8.24%     22.02% |     4000164      6.54%     28.57% |     5248689      8.58%     37.15% |           0      0.00%     37.15% |           0      0.00%     37.15% |     4209551      6.88%     44.03% |     4604714      7.53%     51.57% |     3581282      5.86%     57.42% |     4793709      7.84%     65.26% |     3789678      6.20%     71.46% |     3789065      6.20%     77.66% |     4849237      7.93%     85.59% |     4205845      6.88%     92.47% |     4605184      7.53%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61142462                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           0      0.00%      0.42% |           1      0.14%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          713                      
system.ruby.L1Cache_Controller.S.Inv     |         118      4.08%      4.08% |         144      4.98%      9.06% |         156      5.39%     14.45% |         203      7.02%     21.47% |         244      8.43%     29.90% |         196      6.77%     36.67% |         227      7.85%     44.52% |         170      5.88%     50.40% |         142      4.91%     55.31% |         256      8.85%     64.15% |         191      6.60%     70.76% |         119      4.11%     74.87% |         200      6.91%     81.78% |         171      5.91%     87.69% |         132      4.56%     92.26% |         224      7.74%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2893                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1265      6.02%      6.02% |        2062      9.82%     15.84% |        1280      6.09%     21.93% |        1273      6.06%     27.99% |        2038      9.70%     37.70% |           0      0.00%     37.70% |           0      0.00%     37.70% |        1267      6.03%     43.73% |        1256      5.98%     49.71% |        1275      6.07%     55.78% |        2059      9.80%     65.58% |        1296      6.17%     71.75% |        1303      6.20%     77.95% |        2068      9.85%     87.80% |        1293      6.16%     93.95% |        1270      6.05%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        21005                      
system.ruby.L1Cache_Controller.E.Load    |      276172      7.11%      7.11% |      276840      7.12%     14.23% |      288186      7.42%     21.65% |      273972      7.05%     28.70% |      267250      6.88%     35.57% |          10      0.00%     35.57% |          10      0.00%     35.57% |      281084      7.23%     42.81% |      277091      7.13%     49.94% |      283851      7.30%     57.24% |      273541      7.04%     64.28% |      294078      7.57%     71.85% |      277600      7.14%     78.99% |      256454      6.60%     85.59% |      285457      7.35%     92.94% |      274419      7.06%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3886015                      
system.ruby.L1Cache_Controller.E.Store   |       14966      3.22%      3.22% |       35579      7.64%     10.86% |       64564     13.87%     24.73% |       14717      3.16%     27.89% |       83530     17.95%     45.84% |           0      0.00%     45.84% |           0      0.00%     45.84% |       25283      5.43%     51.27% |       44323      9.52%     60.80% |        4378      0.94%     61.74% |       35289      7.58%     69.32% |        4332      0.93%     70.25% |        4338      0.93%     71.18% |       64545     13.87%     85.05% |       25224      5.42%     90.47% |       44367      9.53%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       465435                      
system.ruby.L1Cache_Controller.E.Inv     |           1      1.23%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |           0      0.00%      1.23% |          71     87.65%     88.89% |           0      0.00%     88.89% |           5      6.17%     95.06% |           4      4.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           81                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11388      7.10%      7.10% |       11442      7.13%     14.23% |       11412      7.11%     21.35% |       11340      7.07%     28.42% |       11416      7.12%     35.53% |           0      0.00%     35.53% |           0      0.00%     35.53% |       11453      7.14%     42.68% |       11543      7.20%     49.87% |       11336      7.07%     56.94% |       11911      7.43%     64.36% |       11414      7.12%     71.48% |       11531      7.19%     78.67% |       11415      7.12%     85.79% |       11485      7.16%     92.95% |       11314      7.05%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160400                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.Load    |      417644      5.93%      5.93% |      517462      7.35%     13.28% |      651038      9.24%     22.52% |      418821      5.95%     28.47% |      728055     10.34%     38.81% |           0      0.00%     38.81% |           0      0.00%     38.81% |      461699      6.56%     45.36% |      559694      7.95%     53.31% |      314668      4.47%     57.78% |      597546      8.48%     66.26% |      348299      4.95%     71.21% |      364538      5.18%     76.39% |      643801      9.14%     85.53% |      456477      6.48%     92.01% |      562784      7.99%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7042526                      
system.ruby.L1Cache_Controller.M.Store   |      324068      6.45%      6.45% |      364159      7.25%     13.70% |      422193      8.40%     22.10% |      323701      6.44%     28.55% |      440248      8.76%     37.31% |        3675      0.07%     37.38% |        3675      0.07%     37.45% |      343502      6.84%     44.29% |      381078      7.59%     51.88% |      281264      5.60%     57.48% |      402778      8.02%     65.49% |      303747      6.05%     71.54% |      303540      6.04%     77.58% |      402112      8.00%     85.58% |      343134      6.83%     92.41% |      381152      7.59%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5024026                      
system.ruby.L1Cache_Controller.M.Inv     |          23      6.41%      6.41% |           0      0.00%      6.41% |           0      0.00%      6.41% |          17      4.74%     11.14% |           0      0.00%     11.14% |           0      0.00%     11.14% |           0      0.00%     11.14% |           0      0.00%     11.14% |           0      0.00%     11.14% |         209     58.22%     69.36% |           0      0.00%     69.36% |          18      5.01%     74.37% |          91     25.35%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          359                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       27541      4.39%      4.39% |       47500      7.58%     11.97% |       76340     12.18%     24.15% |       27348      4.36%     28.51% |       86100     13.74%     42.25% |           0      0.00%     42.25% |           0      0.00%     42.25% |       37195      5.93%     48.18% |       55903      8.92%     57.10% |        6891      1.10%     58.20% |       67111     10.71%     68.91% |       17343      2.77%     71.67% |       17484      2.79%     74.46% |       67145     10.71%     85.18% |       37009      5.90%     91.08% |       55912      8.92%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       626822                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.82%      2.82% |          52      2.93%      5.75% |          52      2.93%      8.68% |          52      2.93%     11.61% |          52      2.93%     14.54% |         525     29.59%     44.14% |         525     29.59%     73.73% |          52      2.93%     76.66% |          52      2.93%     79.59% |          52      2.93%     82.53% |          52      2.93%     85.46% |          50      2.82%     88.28% |          52      2.93%     91.21% |          52      2.93%     94.14% |          52      2.93%     97.07% |          52      2.93%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1774                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       26538      4.22%      4.22% |       47203      7.51%     11.73% |       76164     12.12%     23.85% |       26244      4.18%     28.03% |       95133     15.14%     43.17% |           2      0.00%     43.17% |           2      0.00%     43.17% |       36926      5.88%     49.04% |       56052      8.92%     57.96% |       15898      2.53%     60.49% |       47382      7.54%     68.03% |       15930      2.53%     70.57% |       16052      2.55%     73.12% |       76148     12.12%     85.24% |       36898      5.87%     91.11% |       55866      8.89%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       628438                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.23%      4.23% |          75      4.23%      8.46% |          75      4.23%     12.68% |          75      4.23%     16.91% |          75      4.23%     21.14% |         362     20.41%     41.54% |         362     20.41%     61.95% |          75      4.23%     66.18% |          75      4.23%     70.41% |          75      4.23%     74.63% |          75      4.23%     78.86% |          75      4.23%     83.09% |          75      4.23%     87.32% |          75      4.23%     91.54% |          75      4.23%     95.77% |          75      4.23%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1774                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1673      6.15%      6.15% |        2516      9.25%     15.39% |        1745      6.41%     21.80% |        1672      6.14%     27.95% |        2572      9.45%     37.40% |           0      0.00%     37.40% |           0      0.00%     37.40% |        1717      6.31%     43.71% |        1701      6.25%     49.96% |        1668      6.13%     56.09% |        2544      9.35%     65.44% |        1692      6.22%     71.65% |        1706      6.27%     77.92% |        2537      9.32%     87.25% |        1724      6.33%     93.58% |        1747      6.42%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27214                      
system.ruby.L1Cache_Controller.IM.Data   |          23      6.42%      6.42% |          25      6.98%     13.41% |          26      7.26%     20.67% |          26      7.26%     27.93% |          26      7.26%     35.20% |           0      0.00%     35.20% |           0      0.00%     35.20% |          26      7.26%     42.46% |          26      7.26%     49.72% |          25      6.98%     56.70% |          26      7.26%     63.97% |          25      6.98%     70.95% |          26      7.26%     78.21% |          26      7.26%     85.47% |          26      7.26%     92.74% |          26      7.26%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          358                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       13440      7.73%      7.73% |       12788      7.36%     15.09% |       12636      7.27%     22.36% |       13493      7.76%     30.13% |        3425      1.97%     32.10% |         175      0.10%     32.20% |         175      0.10%     32.30% |       12770      7.35%     39.65% |       12442      7.16%     46.81% |        3371      1.94%     48.74% |       32688     18.81%     67.55% |       13874      7.98%     75.54% |       14011      8.06%     83.60% |        3452      1.99%     85.58% |       12645      7.28%     92.86% |       12408      7.14%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       173793                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     50.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           0      0.00%      0.42% |           1      0.14%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          713                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24      2.24%      2.24% |          26      2.43%      4.67% |          27      2.52%      7.19% |          26      2.43%      9.62% |          27      2.52%     12.14% |         350     32.68%     44.82% |         350     32.68%     77.50% |          27      2.52%     80.02% |          27      2.52%     82.54% |          26      2.43%     84.97% |          27      2.52%     87.49% |          26      2.43%     89.92% |          27      2.52%     92.44% |          27      2.52%     94.96% |          27      2.52%     97.48% |          27      2.52%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1071                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       38929      4.95%      4.95% |       58942      7.49%     12.43% |       87752     11.15%     23.58% |       38688      4.91%     28.49% |       97516     12.39%     40.88% |           0      0.00%     40.88% |           0      0.00%     40.88% |       48648      6.18%     47.06% |       67446      8.57%     55.63% |       18227      2.32%     57.94% |       79022     10.04%     67.98% |       28757      3.65%     71.64% |       29015      3.69%     75.32% |       78560      9.98%     85.30% |       48494      6.16%     91.46% |       67226      8.54%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       787222                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1614      5.94%      5.94% |        1529      5.63%     11.57% |        1774      6.53%     18.09% |        1357      4.99%     23.09% |        1690      6.22%     29.31% |        1446      5.32%     34.63% |        1496      5.51%     40.13% |        1407      5.18%     45.31% |        1510      5.56%     50.87% |        1294      4.76%     55.63% |        1428      5.26%     60.89% |        1431      5.27%     66.15% |        1386      5.10%     71.25% |        1445      5.32%     76.57% |        4923     18.12%     94.69% |        1444      5.31%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27174                      
system.ruby.L2Cache_Controller.L1_GETS   |       39368      6.25%      6.25% |       39296      6.23%     12.48% |       38903      6.17%     18.65% |       39513      6.27%     24.92% |       38856      6.17%     31.09% |       38925      6.18%     37.26% |       39135      6.21%     43.47% |       39383      6.25%     49.72% |       39543      6.27%     56.00% |       39057      6.20%     62.19% |       39405      6.25%     68.45% |       40292      6.39%     74.84% |       39979      6.34%     81.18% |       40014      6.35%     87.53% |       39759      6.31%     93.84% |       38824      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       630252                      
system.ruby.L2Cache_Controller.L1_GETX   |       10815      6.21%      6.21% |       10984      6.31%     12.52% |       11085      6.37%     18.88% |       11082      6.36%     25.25% |       10936      6.28%     31.53% |       10841      6.23%     37.75% |       10821      6.21%     43.96% |       10989      6.31%     50.27% |       10833      6.22%     56.49% |       10855      6.23%     62.73% |       10864      6.24%     68.97% |       10797      6.20%     75.17% |       10770      6.18%     81.35% |       10731      6.16%     87.51% |       10845      6.23%     93.74% |       10903      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       174151                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49175      6.25%      6.25% |       49272      6.26%     12.51% |       48927      6.22%     18.72% |       49531      6.29%     25.01% |       48731      6.19%     31.20% |       48646      6.18%     37.38% |       48836      6.20%     43.59% |       49255      6.26%     49.84% |       49257      6.26%     56.10% |       48780      6.20%     62.30% |       49151      6.24%     68.54% |       49973      6.35%     74.89% |       49687      6.31%     81.20% |       49684      6.31%     87.51% |       49596      6.30%     93.81% |       48721      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       787222                      
system.ruby.L2Cache_Controller.L2_Replacement |        4482      6.35%      6.35% |        4392      6.22%     12.57% |        4379      6.20%     18.77% |        4431      6.28%     25.05% |        4283      6.07%     31.11% |        4389      6.22%     37.33% |        4356      6.17%     43.50% |        4396      6.23%     49.72% |        4513      6.39%     56.12% |        4321      6.12%     62.24% |        4383      6.21%     68.44% |        4364      6.18%     74.62% |        4444      6.29%     80.92% |        4453      6.31%     87.22% |        4573      6.48%     93.70% |        4447      6.30%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        70606                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3695      6.26%      6.26% |        3645      6.17%     12.43% |        3580      6.06%     18.49% |        3661      6.20%     24.69% |        3619      6.13%     30.82% |        3719      6.30%     37.11% |        3736      6.33%     43.44% |        3700      6.26%     49.70% |        3797      6.43%     56.13% |        3556      6.02%     62.15% |        3642      6.17%     68.32% |        3706      6.28%     74.60% |        3756      6.36%     80.96% |        3763      6.37%     87.33% |        3759      6.36%     93.69% |        3725      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        59059                      
system.ruby.L2Cache_Controller.Mem_Data  |       39943      6.26%      6.26% |       39742      6.23%     12.50% |       39686      6.22%     18.72% |       39877      6.25%     24.97% |       39625      6.21%     31.18% |       39827      6.25%     37.43% |       39860      6.25%     43.68% |       39862      6.25%     49.93% |       40073      6.28%     56.21% |       39582      6.21%     62.42% |       39770      6.24%     68.66% |       39834      6.25%     74.90% |       39986      6.27%     81.17% |       40015      6.27%     87.45% |       40119      6.29%     93.74% |       39928      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       637729                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8177      6.31%      6.31% |        8037      6.20%     12.50% |        7959      6.14%     18.64% |        8092      6.24%     24.88% |        7902      6.09%     30.98% |        8108      6.25%     37.23% |        8092      6.24%     43.47% |        8096      6.24%     49.72% |        8310      6.41%     56.12% |        7877      6.07%     62.20% |        8025      6.19%     68.39% |        8070      6.22%     74.61% |        8200      6.32%     80.94% |        8216      6.34%     87.27% |        8332      6.43%     93.70% |        8172      6.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       129665                      
system.ruby.L2Cache_Controller.WB_Data   |          96      4.50%      4.50% |          99      4.64%      9.14% |         115      5.39%     14.53% |         120      5.63%     20.16% |         124      5.81%     25.97% |         162      7.59%     33.57% |         163      7.64%     41.21% |         158      7.41%     48.62% |         157      7.36%     55.98% |         159      7.45%     63.43% |         164      7.69%     71.12% |         158      7.41%     78.53% |         143      6.70%     85.23% |         134      6.28%     91.51% |          89      4.17%     95.69% |          92      4.31%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2133                      
system.ruby.L2Cache_Controller.Ack       |           2      4.17%      4.17% |           3      6.25%     10.42% |           1      2.08%     12.50% |           2      4.17%     16.67% |           0      0.00%     16.67% |           2      4.17%     20.83% |           4      8.33%     29.17% |           4      8.33%     37.50% |           3      6.25%     43.75% |           2      4.17%     47.92% |           6     12.50%     60.42% |           3      6.25%     66.67% |           7     14.58%     81.25% |           4      8.33%     89.58% |           1      2.08%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.Ack::total           48                      
system.ruby.L2Cache_Controller.Ack_all   |         566      6.19%      6.19% |         610      6.67%     12.87% |         608      6.65%     19.52% |         518      5.67%     25.19% |         580      6.35%     31.53% |         620      6.78%     38.32% |         594      6.50%     44.81% |         570      6.24%     51.05% |         623      6.82%     57.87% |         477      5.22%     63.09% |         516      5.65%     68.73% |         574      6.28%     75.01% |         556      6.08%     81.09% |         572      6.26%     87.35% |         624      6.83%     94.18% |         532      5.82%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9140                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.95%      3.95% |          70      3.95%      7.89% |          98      5.52%     13.42% |          98      5.52%     18.94% |          98      5.52%     24.46% |         140      7.89%     32.36% |         140      7.89%     40.25% |         140      7.89%     48.14% |         140      7.89%     56.03% |         140      7.89%     63.92% |         140      7.89%     71.82% |         136      7.67%     79.48% |         112      6.31%     85.79% |         112      6.31%     92.11% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1774                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50141      6.24%      6.24% |       50238      6.25%     12.50% |       49918      6.21%     18.71% |       50525      6.29%     25.00% |       49722      6.19%     31.19% |       49682      6.18%     37.37% |       49872      6.21%     43.58% |       50288      6.26%     49.84% |       50279      6.26%     56.10% |       49814      6.20%     62.30% |       50185      6.25%     68.55% |       51009      6.35%     74.90% |       50693      6.31%     81.21% |       50689      6.31%     87.52% |       50562      6.29%     93.81% |       49685      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       803302                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1357      6.40%      6.40% |        1364      6.43%     12.82% |        1495      7.05%     19.87% |        1291      6.08%     25.95% |        1351      6.37%     32.32% |        1341      6.32%     38.64% |        1283      6.05%     44.69% |        1296      6.11%     50.80% |        1365      6.43%     57.23% |        1171      5.52%     62.75% |        1248      5.88%     68.63% |        1266      5.97%     74.60% |        1232      5.81%     80.40% |        1300      6.13%     86.53% |        1518      7.15%     93.68% |        1340      6.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21218                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29048      6.27%      6.27% |       28757      6.21%     12.48% |       28542      6.16%     18.64% |       28966      6.25%     24.89% |       28655      6.19%     31.08% |       28873      6.23%     37.31% |       28972      6.25%     43.57% |       28964      6.25%     49.82% |       29152      6.29%     56.11% |       28884      6.24%     62.35% |       28953      6.25%     68.60% |       29035      6.27%     74.87% |       29226      6.31%     81.18% |       29141      6.29%     87.47% |       29027      6.27%     93.73% |       29024      6.27%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       463219                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9538      6.22%      6.22% |        9621      6.28%     12.50% |        9649      6.29%     18.79% |        9620      6.28%     25.07% |        9619      6.27%     31.34% |        9613      6.27%     37.61% |        9605      6.27%     43.88% |        9602      6.26%     50.14% |        9556      6.23%     56.38% |        9527      6.21%     62.59% |        9569      6.24%     68.84% |        9533      6.22%     75.05% |        9528      6.22%     81.27% |        9574      6.25%     87.52% |        9574      6.25%     93.76% |        9564      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       153292                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         243      4.12%      4.12% |         165      2.80%      6.92% |         279      4.73%     11.64% |          66      1.12%     12.76% |         339      5.75%     18.51% |         105      1.78%     20.29% |         213      3.61%     23.90% |         111      1.88%     25.78% |         131      2.22%     28.00% |         109      1.85%     29.85% |         180      3.05%     32.90% |         165      2.80%     35.69% |         154      2.61%     38.31% |         145      2.46%     40.76% |        3391     57.47%     98.24% |         104      1.76%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5900                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          13     32.50%     32.50% |           0      0.00%     32.50% |           0      0.00%     32.50% |           0      0.00%     32.50% |           0      0.00%     32.50% |           0      0.00%     32.50% |          13     32.50%     65.00% |          14     35.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           40                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.87%      3.87% |          14      3.87%      7.73% |          28      7.73%     15.47% |          28      7.73%     23.20% |          28      7.73%     30.94% |          28      7.73%     38.67% |          28      7.73%     46.41% |          28      7.73%     54.14% |          28      7.73%     61.88% |          28      7.73%     69.61% |          28      7.73%     77.35% |          26      7.18%     84.53% |          14      3.87%     88.40% |          14      3.87%     92.27% |          14      3.87%     96.13% |          14      3.87%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          362                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.17%      4.17% |           3      6.25%     10.42% |           1      2.08%     12.50% |           2      4.17%     16.67% |           0      0.00%     16.67% |           2      4.17%     20.83% |           4      8.33%     29.17% |           4      8.33%     37.50% |           3      6.25%     43.75% |           2      4.17%     47.92% |           6     12.50%     60.42% |           3      6.25%     66.67% |           7     14.58%     81.25% |           4      8.33%     89.58% |           1      2.08%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           48                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         557      6.18%      6.18% |         604      6.70%     12.88% |         605      6.71%     19.60% |         511      5.67%     25.27% |         571      6.34%     31.61% |         612      6.79%     38.40% |         584      6.48%     44.88% |         559      6.20%     51.08% |         612      6.79%     57.87% |         472      5.24%     63.11% |         505      5.60%     68.72% |         565      6.27%     74.99% |         544      6.04%     81.02% |         563      6.25%     87.27% |         620      6.88%     94.15% |         527      5.85%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9011                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10250      6.20%      6.20% |       10469      6.34%     12.54% |       10250      6.20%     18.74% |       10449      6.32%     25.07% |       10103      6.11%     31.18% |        9912      6.00%     37.18% |       10023      6.07%     43.25% |       10279      6.22%     49.47% |       10238      6.20%     55.67% |       10019      6.06%     61.73% |       10312      6.24%     67.97% |       11121      6.73%     74.70% |       10641      6.44%     81.14% |       10761      6.51%     87.66% |       10662      6.45%     94.11% |        9730      5.89%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       165219                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1263      6.16%      6.16% |        1349      6.58%     12.74% |        1408      6.87%     19.61% |        1434      7.00%     26.61% |        1289      6.29%     32.90% |        1200      5.86%     38.76% |        1188      5.80%     44.55% |        1359      6.63%     51.18% |        1249      6.09%     57.28% |        1300      6.34%     63.62% |        1267      6.18%     69.80% |        1236      6.03%     75.83% |        1228      5.99%     81.82% |        1143      5.58%     87.40% |        1257      6.13%     93.54% |        1325      6.46%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20495                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4473      6.35%      6.35% |        4381      6.22%     12.56% |        4371      6.20%     18.77% |        4423      6.28%     25.04% |        4276      6.07%     31.11% |        4380      6.21%     37.32% |        4346      6.17%     43.49% |        4387      6.22%     49.72% |        4503      6.39%     56.11% |        4317      6.13%     62.23% |        4371      6.20%     68.43% |        4356      6.18%     74.61% |        4434      6.29%     80.91% |        4447      6.31%     87.22% |        4569      6.48%     93.70% |        4441      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        70475                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3112      6.26%      6.26% |        3017      6.07%     12.33% |        2963      5.96%     18.30% |        3129      6.30%     24.59% |        3020      6.08%     30.67% |        3086      6.21%     36.88% |        3129      6.30%     43.18% |        3121      6.28%     49.46% |        3167      6.37%     55.83% |        3064      6.17%     62.00% |        3114      6.27%     68.27% |        3118      6.27%     74.54% |        3179      6.40%     80.94% |        3175      6.39%     87.33% |        3120      6.28%     93.61% |        3177      6.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        49691                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.95%      3.95% |          70      3.95%      7.89% |          98      5.52%     13.42% |          98      5.52%     18.94% |          98      5.52%     24.46% |         140      7.89%     32.36% |         140      7.89%     40.25% |         140      7.89%     48.14% |         140      7.89%     56.03% |         140      7.89%     63.92% |         140      7.89%     71.82% |         136      7.67%     79.48% |         112      6.31%     85.79% |         112      6.31%     92.11% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1774                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49175      6.25%      6.25% |       49272      6.26%     12.51% |       48927      6.22%     18.72% |       49531      6.29%     25.01% |       48731      6.19%     31.20% |       48646      6.18%     37.38% |       48836      6.20%     43.59% |       49255      6.26%     49.84% |       49257      6.26%     56.10% |       48780      6.20%     62.30% |       49151      6.24%     68.54% |       49973      6.35%     74.89% |       49687      6.31%     81.20% |       49684      6.31%     87.51% |       49596      6.30%     93.81% |       48721      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       787222                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           7      8.43%      8.43% |           8      9.64%     18.07% |           7      8.43%     26.51% |           6      7.23%     33.73% |           7      8.43%     42.17% |           7      8.43%     50.60% |           6      7.23%     57.83% |           5      6.02%     63.86% |           7      8.43%     72.29% |           2      2.41%     74.70% |           6      7.23%     81.93% |           5      6.02%     87.95% |           3      3.61%     91.57% |           2      2.41%     93.98% |           3      3.61%     97.59% |           2      2.41%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           83                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          26      7.28%      7.28% |          24      6.72%     14.01% |          12      3.36%     17.37% |          21      5.88%     23.25% |          28      7.84%     31.09% |          21      5.88%     36.97% |          23      6.44%     43.42% |          20      5.60%     49.02% |          18      5.04%     54.06% |          20      5.60%     59.66% |          23      6.44%     66.11% |          23      6.44%     72.55% |          33      9.24%     81.79% |          25      7.00%     88.80% |          19      5.32%     94.12% |          21      5.88%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          357                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8177      6.31%      6.31% |        8037      6.20%     12.50% |        7959      6.14%     18.64% |        8092      6.24%     24.88% |        7902      6.09%     30.98% |        8108      6.25%     37.23% |        8092      6.24%     43.47% |        8096      6.24%     49.72% |        8310      6.41%     56.12% |        7877      6.07%     62.20% |        8025      6.19%     68.39% |        8070      6.22%     74.61% |        8200      6.32%     80.94% |        8216      6.34%     87.27% |        8332      6.43%     93.70% |        8172      6.30%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       129665                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      5.71%      5.71% |           6     17.14%     22.86% |           5     14.29%     37.14% |           3      8.57%     45.71% |           2      5.71%     51.43% |           2      5.71%     57.14% |           2      5.71%     62.86% |           1      2.86%     65.71% |           2      5.71%     71.43% |           1      2.86%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           0      0.00%     91.43% |           1      2.86%     94.29% |           2      5.71%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           35                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5     10.42%     10.42% |           2      4.17%     14.58% |           2      4.17%     18.75% |           3      6.25%     25.00% |           5     10.42%     35.42% |           5     10.42%     45.83% |           4      8.33%     54.17% |           4      8.33%     62.50% |           5     10.42%     72.92% |           1      2.08%     75.00% |           4      8.33%     83.33% |           3      6.25%     89.58% |           1      2.08%     91.67% |           2      4.17%     95.83% |           2      4.17%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           48                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          24      7.41%      7.41% |          23      7.10%     14.51% |          12      3.70%     18.21% |          19      5.86%     24.07% |          24      7.41%     31.48% |          20      6.17%     37.65% |          21      6.48%     44.14% |          17      5.25%     49.38% |          15      4.63%     54.01% |          18      5.56%     59.57% |          22      6.79%     66.36% |          20      6.17%     72.53% |          29      8.95%     81.48% |          22      6.79%     88.27% |          18      5.56%     93.83% |          20      6.17%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          324                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      6.06%      6.06% |           1      3.03%      9.09% |           0      0.00%      9.09% |           2      6.06%     15.15% |           4     12.12%     27.27% |           1      3.03%     30.30% |           2      6.06%     36.36% |           3      9.09%     45.45% |           3      9.09%     54.55% |           2      6.06%     60.61% |           1      3.03%     63.64% |           3      9.09%     72.73% |           4     12.12%     84.85% |           3      9.09%     93.94% |           1      3.03%     96.97% |           1      3.03%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           33                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         557      6.18%      6.18% |         604      6.70%     12.88% |         605      6.71%     19.60% |         511      5.67%     25.27% |         571      6.34%     31.61% |         612      6.79%     38.40% |         584      6.48%     44.88% |         559      6.20%     51.08% |         612      6.79%     57.87% |         472      5.24%     63.11% |         505      5.60%     68.72% |         565      6.27%     74.99% |         544      6.04%     81.02% |         563      6.25%     87.27% |         620      6.88%     94.15% |         527      5.85%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9011                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.17%      4.17% |           3      6.25%     10.42% |           1      2.08%     12.50% |           2      4.17%     16.67% |           0      0.00%     16.67% |           2      4.17%     20.83% |           4      8.33%     29.17% |           4      8.33%     37.50% |           3      6.25%     43.75% |           2      4.17%     47.92% |           6     12.50%     60.42% |           3      6.25%     66.67% |           7     14.58%     81.25% |           4      8.33%     89.58% |           1      2.08%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           48                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.17%      4.17% |           3      6.25%     10.42% |           1      2.08%     12.50% |           2      4.17%     16.67% |           0      0.00%     16.67% |           2      4.17%     20.83% |           4      8.33%     29.17% |           4      8.33%     37.50% |           3      6.25%     43.75% |           2      4.17%     47.92% |           6     12.50%     60.42% |           3      6.25%     66.67% |           7     14.58%     81.25% |           4      8.33%     89.58% |           1      2.08%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           48                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29048      6.27%      6.27% |       28757      6.21%     12.48% |       28542      6.16%     18.64% |       28966      6.25%     24.89% |       28655      6.19%     31.08% |       28873      6.23%     37.31% |       28972      6.25%     43.57% |       28964      6.25%     49.82% |       29152      6.29%     56.11% |       28884      6.24%     62.35% |       28953      6.25%     68.60% |       29035      6.27%     74.87% |       29226      6.31%     81.18% |       29141      6.29%     87.47% |       29027      6.27%     93.73% |       29024      6.27%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       463219                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1357      6.40%      6.40% |        1364      6.43%     12.82% |        1495      7.05%     19.87% |        1291      6.08%     25.95% |        1351      6.37%     32.32% |        1341      6.32%     38.64% |        1283      6.05%     44.69% |        1296      6.11%     50.80% |        1365      6.43%     57.23% |        1171      5.52%     62.75% |        1248      5.88%     68.63% |        1266      5.97%     74.60% |        1232      5.81%     80.40% |        1300      6.13%     86.53% |        1518      7.15%     93.68% |        1340      6.32%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21218                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9538      6.22%      6.22% |        9621      6.28%     12.50% |        9649      6.29%     18.79% |        9620      6.28%     25.07% |        9619      6.27%     31.34% |        9613      6.27%     37.61% |        9605      6.27%     43.88% |        9602      6.26%     50.14% |        9556      6.23%     56.38% |        9527      6.21%     62.59% |        9569      6.24%     68.84% |        9533      6.22%     75.05% |        9528      6.22%     81.27% |        9574      6.25%     87.52% |        9574      6.25%     93.76% |        9564      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       153292                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.81% |          69      6.42%     14.23% |          56      5.21%     19.44% |          56      5.21%     24.65% |          84      7.81%     32.47% |          84      7.81%     40.28% |          84      7.81%     48.09% |          84      7.81%     55.91% |          84      7.81%     63.72% |          84      7.81%     71.53% |          82      7.63%     79.16% |          70      6.51%     85.67% |          70      6.51%     92.19% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1075                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50099      6.24%      6.24% |       50196      6.26%     12.50% |       49849      6.21%     18.72% |       50469      6.29%     25.01% |       49666      6.19%     31.20% |       49598      6.18%     37.38% |       49788      6.21%     43.59% |       50204      6.26%     49.84% |       50195      6.26%     56.10% |       49730      6.20%     62.30% |       50101      6.25%     68.55% |       50927      6.35%     74.89% |       50623      6.31%     81.20% |       50619      6.31%     87.51% |       50520      6.30%     93.81% |       49643      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       802227                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      3.98%      3.98% |          70      3.98%      7.97% |          97      5.52%     13.49% |          97      5.52%     19.01% |          97      5.52%     24.53% |         139      7.91%     32.44% |         138      7.85%     40.30% |         138      7.85%     48.15% |         139      7.91%     56.06% |         138      7.85%     63.92% |         139      7.91%     71.83% |         135      7.68%     79.51% |         110      6.26%     85.77% |         111      6.32%     92.09% |          69      3.93%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1757                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           2     11.76%     47.06% |           1      5.88%     52.94% |           2     11.76%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           17                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           2     11.76%     47.06% |           1      5.88%     52.94% |           2     11.76%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           2     11.76%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           17                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      3.98%      3.98% |          70      3.98%      7.97% |          97      5.52%     13.49% |          97      5.52%     19.01% |          97      5.52%     24.53% |         139      7.91%     32.44% |         138      7.85%     40.30% |         138      7.85%     48.15% |         139      7.91%     56.06% |         138      7.85%     63.92% |         139      7.91%     71.83% |         135      7.68%     79.51% |         110      6.26%     85.77% |         111      6.32%     92.09% |          69      3.93%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1757                      

---------- End Simulation Statistics   ----------
