ARM GAS  C:\usertemp\ccIsdpKr.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/spi.c"
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB333:
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * @file    spi.c
   4:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/spi.c ****   *          of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/spi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/spi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  29:Core/Src/spi.c **** SPI_HandleTypeDef hspi4;
  30:Core/Src/spi.c **** 
  31:Core/Src/spi.c **** /* SPI1 init function */
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 2


  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:Core/Src/spi.c **** {
  28              		.loc 1 33 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 42 3 view .LVU1
  38              		.loc 1 42 18 is_stmt 0 view .LVU2
  39 0002 1348     		ldr	r0, .L5
  40 0004 134B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 43 3 is_stmt 1 view .LVU3
  43              		.loc 1 43 19 is_stmt 0 view .LVU4
  44 0008 4FF48003 		mov	r3, #4194304
  45 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 44 3 is_stmt 1 view .LVU5
  47              		.loc 1 44 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  50              		.loc 1 45 3 is_stmt 1 view .LVU7
  51              		.loc 1 45 23 is_stmt 0 view .LVU8
  52 0012 0322     		movs	r2, #3
  53 0014 C260     		str	r2, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 26 is_stmt 0 view .LVU10
  56 0016 0361     		str	r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 47 3 is_stmt 1 view .LVU11
  58              		.loc 1 47 23 is_stmt 0 view .LVU12
  59 0018 4361     		str	r3, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  60              		.loc 1 48 3 is_stmt 1 view .LVU13
  61              		.loc 1 48 18 is_stmt 0 view .LVU14
  62 001a 4FF00052 		mov	r2, #536870912
  63 001e 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  65              		.loc 1 49 32 is_stmt 0 view .LVU16
  66 0020 C361     		str	r3, [r0, #28]
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 3


  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  68              		.loc 1 50 23 is_stmt 0 view .LVU18
  69 0022 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  71              		.loc 1 51 21 is_stmt 0 view .LVU20
  72 0024 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 52 3 is_stmt 1 view .LVU21
  74              		.loc 1 52 29 is_stmt 0 view .LVU22
  75 0026 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 0x0;
  76              		.loc 1 53 3 is_stmt 1 view .LVU23
  77              		.loc 1 53 28 is_stmt 0 view .LVU24
  78 0028 C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  79              		.loc 1 54 3 is_stmt 1 view .LVU25
  80              		.loc 1 54 23 is_stmt 0 view .LVU26
  81 002a 4FF08042 		mov	r2, #1073741824
  82 002e 4263     		str	r2, [r0, #52]
  55:Core/Src/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  83              		.loc 1 55 3 is_stmt 1 view .LVU27
  84              		.loc 1 55 26 is_stmt 0 view .LVU28
  85 0030 8363     		str	r3, [r0, #56]
  56:Core/Src/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  86              		.loc 1 56 3 is_stmt 1 view .LVU29
  87              		.loc 1 56 28 is_stmt 0 view .LVU30
  88 0032 C363     		str	r3, [r0, #60]
  57:Core/Src/spi.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  89              		.loc 1 57 3 is_stmt 1 view .LVU31
  90              		.loc 1 57 41 is_stmt 0 view .LVU32
  91 0034 0364     		str	r3, [r0, #64]
  58:Core/Src/spi.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  92              		.loc 1 58 3 is_stmt 1 view .LVU33
  93              		.loc 1 58 41 is_stmt 0 view .LVU34
  94 0036 4364     		str	r3, [r0, #68]
  59:Core/Src/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  95              		.loc 1 59 3 is_stmt 1 view .LVU35
  96              		.loc 1 59 31 is_stmt 0 view .LVU36
  97 0038 8364     		str	r3, [r0, #72]
  60:Core/Src/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  98              		.loc 1 60 3 is_stmt 1 view .LVU37
  99              		.loc 1 60 38 is_stmt 0 view .LVU38
 100 003a C364     		str	r3, [r0, #76]
  61:Core/Src/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 101              		.loc 1 61 3 is_stmt 1 view .LVU39
 102              		.loc 1 61 37 is_stmt 0 view .LVU40
 103 003c 0365     		str	r3, [r0, #80]
  62:Core/Src/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 104              		.loc 1 62 3 is_stmt 1 view .LVU41
 105              		.loc 1 62 32 is_stmt 0 view .LVU42
 106 003e 4365     		str	r3, [r0, #84]
  63:Core/Src/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 107              		.loc 1 63 3 is_stmt 1 view .LVU43
 108              		.loc 1 63 21 is_stmt 0 view .LVU44
 109 0040 8365     		str	r3, [r0, #88]
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 4


  64:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 110              		.loc 1 64 3 is_stmt 1 view .LVU45
 111              		.loc 1 64 7 is_stmt 0 view .LVU46
 112 0042 FFF7FEFF 		bl	HAL_SPI_Init
 113              	.LVL0:
 114              		.loc 1 64 6 discriminator 1 view .LVU47
 115 0046 00B9     		cbnz	r0, .L4
 116              	.L1:
  65:Core/Src/spi.c ****   {
  66:Core/Src/spi.c ****     Error_Handler();
  67:Core/Src/spi.c ****   }
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c **** }
 117              		.loc 1 72 1 view .LVU48
 118 0048 08BD     		pop	{r3, pc}
 119              	.L4:
  66:Core/Src/spi.c ****   }
 120              		.loc 1 66 5 is_stmt 1 view .LVU49
 121 004a FFF7FEFF 		bl	Error_Handler
 122              	.LVL1:
 123              		.loc 1 72 1 is_stmt 0 view .LVU50
 124 004e FBE7     		b	.L1
 125              	.L6:
 126              		.align	2
 127              	.L5:
 128 0050 00000000 		.word	hspi1
 129 0054 00300140 		.word	1073819648
 130              		.cfi_endproc
 131              	.LFE333:
 133              		.section	.text.MX_SPI3_Init,"ax",%progbits
 134              		.align	1
 135              		.global	MX_SPI3_Init
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	MX_SPI3_Init:
 141              	.LFB334:
  73:Core/Src/spi.c **** /* SPI3 init function */
  74:Core/Src/spi.c **** void MX_SPI3_Init(void)
  75:Core/Src/spi.c **** {
 142              		.loc 1 75 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146 0000 08B5     		push	{r3, lr}
 147              	.LCFI1:
 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 3, -8
 150              		.cfi_offset 14, -4
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
  78:Core/Src/spi.c **** 
  79:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
  80:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 5


  81:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
  82:Core/Src/spi.c **** 
  83:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
  84:Core/Src/spi.c ****   hspi3.Instance = SPI3;
 151              		.loc 1 84 3 view .LVU52
 152              		.loc 1 84 18 is_stmt 0 view .LVU53
 153 0002 1348     		ldr	r0, .L11
 154 0004 134B     		ldr	r3, .L11+4
 155 0006 0360     		str	r3, [r0]
  85:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 156              		.loc 1 85 3 is_stmt 1 view .LVU54
 157              		.loc 1 85 19 is_stmt 0 view .LVU55
 158 0008 4FF48003 		mov	r3, #4194304
 159 000c 4360     		str	r3, [r0, #4]
  86:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 160              		.loc 1 86 3 is_stmt 1 view .LVU56
 161              		.loc 1 86 24 is_stmt 0 view .LVU57
 162 000e 0023     		movs	r3, #0
 163 0010 8360     		str	r3, [r0, #8]
  87:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 164              		.loc 1 87 3 is_stmt 1 view .LVU58
 165              		.loc 1 87 23 is_stmt 0 view .LVU59
 166 0012 0322     		movs	r2, #3
 167 0014 C260     		str	r2, [r0, #12]
  88:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 168              		.loc 1 88 3 is_stmt 1 view .LVU60
 169              		.loc 1 88 26 is_stmt 0 view .LVU61
 170 0016 0361     		str	r3, [r0, #16]
  89:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 171              		.loc 1 89 3 is_stmt 1 view .LVU62
 172              		.loc 1 89 23 is_stmt 0 view .LVU63
 173 0018 4361     		str	r3, [r0, #20]
  90:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 174              		.loc 1 90 3 is_stmt 1 view .LVU64
 175              		.loc 1 90 18 is_stmt 0 view .LVU65
 176 001a 4FF00052 		mov	r2, #536870912
 177 001e 8261     		str	r2, [r0, #24]
  91:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 178              		.loc 1 91 3 is_stmt 1 view .LVU66
 179              		.loc 1 91 32 is_stmt 0 view .LVU67
 180 0020 C361     		str	r3, [r0, #28]
  92:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 181              		.loc 1 92 3 is_stmt 1 view .LVU68
 182              		.loc 1 92 23 is_stmt 0 view .LVU69
 183 0022 0362     		str	r3, [r0, #32]
  93:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 184              		.loc 1 93 3 is_stmt 1 view .LVU70
 185              		.loc 1 93 21 is_stmt 0 view .LVU71
 186 0024 4362     		str	r3, [r0, #36]
  94:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 187              		.loc 1 94 3 is_stmt 1 view .LVU72
 188              		.loc 1 94 29 is_stmt 0 view .LVU73
 189 0026 8362     		str	r3, [r0, #40]
  95:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 0x0;
 190              		.loc 1 95 3 is_stmt 1 view .LVU74
 191              		.loc 1 95 28 is_stmt 0 view .LVU75
 192 0028 C362     		str	r3, [r0, #44]
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 6


  96:Core/Src/spi.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 193              		.loc 1 96 3 is_stmt 1 view .LVU76
 194              		.loc 1 96 23 is_stmt 0 view .LVU77
 195 002a 4FF08042 		mov	r2, #1073741824
 196 002e 4263     		str	r2, [r0, #52]
  97:Core/Src/spi.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 197              		.loc 1 97 3 is_stmt 1 view .LVU78
 198              		.loc 1 97 26 is_stmt 0 view .LVU79
 199 0030 8363     		str	r3, [r0, #56]
  98:Core/Src/spi.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 200              		.loc 1 98 3 is_stmt 1 view .LVU80
 201              		.loc 1 98 28 is_stmt 0 view .LVU81
 202 0032 C363     		str	r3, [r0, #60]
  99:Core/Src/spi.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 203              		.loc 1 99 3 is_stmt 1 view .LVU82
 204              		.loc 1 99 41 is_stmt 0 view .LVU83
 205 0034 0364     		str	r3, [r0, #64]
 100:Core/Src/spi.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 206              		.loc 1 100 3 is_stmt 1 view .LVU84
 207              		.loc 1 100 41 is_stmt 0 view .LVU85
 208 0036 4364     		str	r3, [r0, #68]
 101:Core/Src/spi.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 209              		.loc 1 101 3 is_stmt 1 view .LVU86
 210              		.loc 1 101 31 is_stmt 0 view .LVU87
 211 0038 8364     		str	r3, [r0, #72]
 102:Core/Src/spi.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 212              		.loc 1 102 3 is_stmt 1 view .LVU88
 213              		.loc 1 102 38 is_stmt 0 view .LVU89
 214 003a C364     		str	r3, [r0, #76]
 103:Core/Src/spi.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 215              		.loc 1 103 3 is_stmt 1 view .LVU90
 216              		.loc 1 103 37 is_stmt 0 view .LVU91
 217 003c 0365     		str	r3, [r0, #80]
 104:Core/Src/spi.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 218              		.loc 1 104 3 is_stmt 1 view .LVU92
 219              		.loc 1 104 32 is_stmt 0 view .LVU93
 220 003e 4365     		str	r3, [r0, #84]
 105:Core/Src/spi.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 221              		.loc 1 105 3 is_stmt 1 view .LVU94
 222              		.loc 1 105 21 is_stmt 0 view .LVU95
 223 0040 8365     		str	r3, [r0, #88]
 106:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 224              		.loc 1 106 3 is_stmt 1 view .LVU96
 225              		.loc 1 106 7 is_stmt 0 view .LVU97
 226 0042 FFF7FEFF 		bl	HAL_SPI_Init
 227              	.LVL2:
 228              		.loc 1 106 6 discriminator 1 view .LVU98
 229 0046 00B9     		cbnz	r0, .L10
 230              	.L7:
 107:Core/Src/spi.c ****   {
 108:Core/Src/spi.c ****     Error_Handler();
 109:Core/Src/spi.c ****   }
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c **** }
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 7


 231              		.loc 1 114 1 view .LVU99
 232 0048 08BD     		pop	{r3, pc}
 233              	.L10:
 108:Core/Src/spi.c ****   }
 234              		.loc 1 108 5 is_stmt 1 view .LVU100
 235 004a FFF7FEFF 		bl	Error_Handler
 236              	.LVL3:
 237              		.loc 1 114 1 is_stmt 0 view .LVU101
 238 004e FBE7     		b	.L7
 239              	.L12:
 240              		.align	2
 241              	.L11:
 242 0050 00000000 		.word	hspi3
 243 0054 003C0040 		.word	1073757184
 244              		.cfi_endproc
 245              	.LFE334:
 247              		.section	.text.MX_SPI4_Init,"ax",%progbits
 248              		.align	1
 249              		.global	MX_SPI4_Init
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	MX_SPI4_Init:
 255              	.LFB335:
 115:Core/Src/spi.c **** /* SPI4 init function */
 116:Core/Src/spi.c **** void MX_SPI4_Init(void)
 117:Core/Src/spi.c **** {
 256              		.loc 1 117 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 08B5     		push	{r3, lr}
 261              	.LCFI2:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 3, -8
 264              		.cfi_offset 14, -4
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_Init 0 */
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****   /* USER CODE END SPI4_Init 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_Init 1 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI4_Init 1 */
 126:Core/Src/spi.c ****   hspi4.Instance = SPI4;
 265              		.loc 1 126 3 view .LVU103
 266              		.loc 1 126 18 is_stmt 0 view .LVU104
 267 0002 1248     		ldr	r0, .L17
 268 0004 124B     		ldr	r3, .L17+4
 269 0006 0360     		str	r3, [r0]
 127:Core/Src/spi.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 270              		.loc 1 127 3 is_stmt 1 view .LVU105
 271              		.loc 1 127 19 is_stmt 0 view .LVU106
 272 0008 4FF48003 		mov	r3, #4194304
 273 000c 4360     		str	r3, [r0, #4]
 128:Core/Src/spi.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 274              		.loc 1 128 3 is_stmt 1 view .LVU107
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 8


 275              		.loc 1 128 24 is_stmt 0 view .LVU108
 276 000e 0023     		movs	r3, #0
 277 0010 8360     		str	r3, [r0, #8]
 129:Core/Src/spi.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 278              		.loc 1 129 3 is_stmt 1 view .LVU109
 279              		.loc 1 129 23 is_stmt 0 view .LVU110
 280 0012 0322     		movs	r2, #3
 281 0014 C260     		str	r2, [r0, #12]
 130:Core/Src/spi.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 282              		.loc 1 130 3 is_stmt 1 view .LVU111
 283              		.loc 1 130 26 is_stmt 0 view .LVU112
 284 0016 0361     		str	r3, [r0, #16]
 131:Core/Src/spi.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 285              		.loc 1 131 3 is_stmt 1 view .LVU113
 286              		.loc 1 131 23 is_stmt 0 view .LVU114
 287 0018 4361     		str	r3, [r0, #20]
 132:Core/Src/spi.c ****   hspi4.Init.NSS = SPI_NSS_HARD_INPUT;
 288              		.loc 1 132 3 is_stmt 1 view .LVU115
 289              		.loc 1 132 18 is_stmt 0 view .LVU116
 290 001a 8361     		str	r3, [r0, #24]
 133:Core/Src/spi.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 291              		.loc 1 133 3 is_stmt 1 view .LVU117
 292              		.loc 1 133 32 is_stmt 0 view .LVU118
 293 001c C361     		str	r3, [r0, #28]
 134:Core/Src/spi.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 294              		.loc 1 134 3 is_stmt 1 view .LVU119
 295              		.loc 1 134 23 is_stmt 0 view .LVU120
 296 001e 0362     		str	r3, [r0, #32]
 135:Core/Src/spi.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 297              		.loc 1 135 3 is_stmt 1 view .LVU121
 298              		.loc 1 135 21 is_stmt 0 view .LVU122
 299 0020 4362     		str	r3, [r0, #36]
 136:Core/Src/spi.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 300              		.loc 1 136 3 is_stmt 1 view .LVU123
 301              		.loc 1 136 29 is_stmt 0 view .LVU124
 302 0022 8362     		str	r3, [r0, #40]
 137:Core/Src/spi.c ****   hspi4.Init.CRCPolynomial = 0x0;
 303              		.loc 1 137 3 is_stmt 1 view .LVU125
 304              		.loc 1 137 28 is_stmt 0 view .LVU126
 305 0024 C362     		str	r3, [r0, #44]
 138:Core/Src/spi.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 306              		.loc 1 138 3 is_stmt 1 view .LVU127
 307              		.loc 1 138 23 is_stmt 0 view .LVU128
 308 0026 4FF08042 		mov	r2, #1073741824
 309 002a 4263     		str	r2, [r0, #52]
 139:Core/Src/spi.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 310              		.loc 1 139 3 is_stmt 1 view .LVU129
 311              		.loc 1 139 26 is_stmt 0 view .LVU130
 312 002c 8363     		str	r3, [r0, #56]
 140:Core/Src/spi.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 313              		.loc 1 140 3 is_stmt 1 view .LVU131
 314              		.loc 1 140 28 is_stmt 0 view .LVU132
 315 002e C363     		str	r3, [r0, #60]
 141:Core/Src/spi.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 316              		.loc 1 141 3 is_stmt 1 view .LVU133
 317              		.loc 1 141 41 is_stmt 0 view .LVU134
 318 0030 0364     		str	r3, [r0, #64]
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 9


 142:Core/Src/spi.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 319              		.loc 1 142 3 is_stmt 1 view .LVU135
 320              		.loc 1 142 41 is_stmt 0 view .LVU136
 321 0032 4364     		str	r3, [r0, #68]
 143:Core/Src/spi.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 322              		.loc 1 143 3 is_stmt 1 view .LVU137
 323              		.loc 1 143 31 is_stmt 0 view .LVU138
 324 0034 8364     		str	r3, [r0, #72]
 144:Core/Src/spi.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 325              		.loc 1 144 3 is_stmt 1 view .LVU139
 326              		.loc 1 144 38 is_stmt 0 view .LVU140
 327 0036 C364     		str	r3, [r0, #76]
 145:Core/Src/spi.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 328              		.loc 1 145 3 is_stmt 1 view .LVU141
 329              		.loc 1 145 37 is_stmt 0 view .LVU142
 330 0038 0365     		str	r3, [r0, #80]
 146:Core/Src/spi.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 331              		.loc 1 146 3 is_stmt 1 view .LVU143
 332              		.loc 1 146 32 is_stmt 0 view .LVU144
 333 003a 4365     		str	r3, [r0, #84]
 147:Core/Src/spi.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 334              		.loc 1 147 3 is_stmt 1 view .LVU145
 335              		.loc 1 147 21 is_stmt 0 view .LVU146
 336 003c 8365     		str	r3, [r0, #88]
 148:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 337              		.loc 1 148 3 is_stmt 1 view .LVU147
 338              		.loc 1 148 7 is_stmt 0 view .LVU148
 339 003e FFF7FEFF 		bl	HAL_SPI_Init
 340              	.LVL4:
 341              		.loc 1 148 6 discriminator 1 view .LVU149
 342 0042 00B9     		cbnz	r0, .L16
 343              	.L13:
 149:Core/Src/spi.c ****   {
 150:Core/Src/spi.c ****     Error_Handler();
 151:Core/Src/spi.c ****   }
 152:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_Init 2 */
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****   /* USER CODE END SPI4_Init 2 */
 155:Core/Src/spi.c **** 
 156:Core/Src/spi.c **** }
 344              		.loc 1 156 1 view .LVU150
 345 0044 08BD     		pop	{r3, pc}
 346              	.L16:
 150:Core/Src/spi.c ****   }
 347              		.loc 1 150 5 is_stmt 1 view .LVU151
 348 0046 FFF7FEFF 		bl	Error_Handler
 349              	.LVL5:
 350              		.loc 1 156 1 is_stmt 0 view .LVU152
 351 004a FBE7     		b	.L13
 352              	.L18:
 353              		.align	2
 354              	.L17:
 355 004c 00000000 		.word	hspi4
 356 0050 00340140 		.word	1073820672
 357              		.cfi_endproc
 358              	.LFE335:
 360              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 10


 361              		.align	1
 362              		.global	HAL_SPI_MspInit
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	HAL_SPI_MspInit:
 368              	.LVL6:
 369              	.LFB336:
 157:Core/Src/spi.c **** 
 158:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
 159:Core/Src/spi.c **** {
 370              		.loc 1 159 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 248
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		.loc 1 159 1 is_stmt 0 view .LVU154
 375 0000 70B5     		push	{r4, r5, r6, lr}
 376              	.LCFI3:
 377              		.cfi_def_cfa_offset 16
 378              		.cfi_offset 4, -16
 379              		.cfi_offset 5, -12
 380              		.cfi_offset 6, -8
 381              		.cfi_offset 14, -4
 382 0002 BEB0     		sub	sp, sp, #248
 383              	.LCFI4:
 384              		.cfi_def_cfa_offset 264
 385 0004 0446     		mov	r4, r0
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 386              		.loc 1 161 3 is_stmt 1 view .LVU155
 387              		.loc 1 161 20 is_stmt 0 view .LVU156
 388 0006 0021     		movs	r1, #0
 389 0008 3991     		str	r1, [sp, #228]
 390 000a 3A91     		str	r1, [sp, #232]
 391 000c 3B91     		str	r1, [sp, #236]
 392 000e 3C91     		str	r1, [sp, #240]
 393 0010 3D91     		str	r1, [sp, #244]
 162:Core/Src/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 394              		.loc 1 162 3 is_stmt 1 view .LVU157
 395              		.loc 1 162 28 is_stmt 0 view .LVU158
 396 0012 BC22     		movs	r2, #188
 397 0014 0AA8     		add	r0, sp, #40
 398              	.LVL7:
 399              		.loc 1 162 28 view .LVU159
 400 0016 FFF7FEFF 		bl	memset
 401              	.LVL8:
 163:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 402              		.loc 1 163 3 is_stmt 1 view .LVU160
 403              		.loc 1 163 15 is_stmt 0 view .LVU161
 404 001a 2368     		ldr	r3, [r4]
 405              		.loc 1 163 5 view .LVU162
 406 001c 724A     		ldr	r2, .L33
 407 001e 9342     		cmp	r3, r2
 408 0020 08D0     		beq	.L27
 164:Core/Src/spi.c ****   {
 165:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 166:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 11


 167:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 168:Core/Src/spi.c ****   /** Initializes the peripherals clock
 169:Core/Src/spi.c ****   */
 170:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 171:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 172:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 173:Core/Src/spi.c ****     {
 174:Core/Src/spi.c ****       Error_Handler();
 175:Core/Src/spi.c ****     }
 176:Core/Src/spi.c **** 
 177:Core/Src/spi.c ****     /* SPI1 clock enable */
 178:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 179:Core/Src/spi.c **** 
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 181:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 183:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 184:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 185:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 186:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
 187:Core/Src/spi.c ****     */
 188:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 189:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 193:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194:Core/Src/spi.c **** 
 195:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 196:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 199:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 200:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201:Core/Src/spi.c **** 
 202:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 203:Core/Src/spi.c **** 
 204:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 205:Core/Src/spi.c ****   }
 206:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 409              		.loc 1 206 8 is_stmt 1 view .LVU163
 410              		.loc 1 206 10 is_stmt 0 view .LVU164
 411 0022 724A     		ldr	r2, .L33+4
 412 0024 9342     		cmp	r3, r2
 413 0026 4DD0     		beq	.L28
 207:Core/Src/spi.c ****   {
 208:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 209:Core/Src/spi.c **** 
 210:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
 211:Core/Src/spi.c **** 
 212:Core/Src/spi.c ****   /** Initializes the peripherals clock
 213:Core/Src/spi.c ****   */
 214:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 215:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 216:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 217:Core/Src/spi.c ****     {
 218:Core/Src/spi.c ****       Error_Handler();
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 12


 219:Core/Src/spi.c ****     }
 220:Core/Src/spi.c **** 
 221:Core/Src/spi.c ****     /* SPI3 clock enable */
 222:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 223:Core/Src/spi.c **** 
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 226:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 227:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 228:Core/Src/spi.c ****     PA15 (JTDI)     ------> SPI3_NSS
 229:Core/Src/spi.c ****     PD6     ------> SPI3_MOSI
 230:Core/Src/spi.c ****     PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
 231:Core/Src/spi.c ****     PB4 (NJTRST)     ------> SPI3_MISO
 232:Core/Src/spi.c ****     */
 233:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 234:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 238:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 239:Core/Src/spi.c **** 
 240:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 241:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 244:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 245:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 246:Core/Src/spi.c **** 
 247:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 248:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 249:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 252:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253:Core/Src/spi.c **** 
 254:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 255:Core/Src/spi.c **** 
 256:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 257:Core/Src/spi.c ****   }
 258:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI4)
 414              		.loc 1 258 8 is_stmt 1 view .LVU165
 415              		.loc 1 258 10 is_stmt 0 view .LVU166
 416 0028 714A     		ldr	r2, .L33+8
 417 002a 9342     		cmp	r3, r2
 418 002c 00F0AA80 		beq	.L29
 419              	.LVL9:
 420              	.L19:
 259:Core/Src/spi.c ****   {
 260:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspInit 0 */
 261:Core/Src/spi.c **** 
 262:Core/Src/spi.c ****   /* USER CODE END SPI4_MspInit 0 */
 263:Core/Src/spi.c **** 
 264:Core/Src/spi.c ****   /** Initializes the peripherals clock
 265:Core/Src/spi.c ****   */
 266:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 267:Core/Src/spi.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 268:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 13


 269:Core/Src/spi.c ****     {
 270:Core/Src/spi.c ****       Error_Handler();
 271:Core/Src/spi.c ****     }
 272:Core/Src/spi.c **** 
 273:Core/Src/spi.c ****     /* SPI4 clock enable */
 274:Core/Src/spi.c ****     __HAL_RCC_SPI4_CLK_ENABLE();
 275:Core/Src/spi.c **** 
 276:Core/Src/spi.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 277:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 278:Core/Src/spi.c ****     PE2     ------> SPI4_SCK
 279:Core/Src/spi.c ****     PE4     ------> SPI4_NSS
 280:Core/Src/spi.c ****     PE5     ------> SPI4_MISO
 281:Core/Src/spi.c ****     PE6     ------> SPI4_MOSI
 282:Core/Src/spi.c ****     */
 283:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 284:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 287:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 288:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 289:Core/Src/spi.c **** 
 290:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspInit 1 */
 291:Core/Src/spi.c **** 
 292:Core/Src/spi.c ****   /* USER CODE END SPI4_MspInit 1 */
 293:Core/Src/spi.c ****   }
 294:Core/Src/spi.c **** }
 421              		.loc 1 294 1 view .LVU167
 422 0030 3EB0     		add	sp, sp, #248
 423              	.LCFI5:
 424              		.cfi_remember_state
 425              		.cfi_def_cfa_offset 16
 426              		@ sp needed
 427 0032 70BD     		pop	{r4, r5, r6, pc}
 428              	.LVL10:
 429              	.L27:
 430              	.LCFI6:
 431              		.cfi_restore_state
 170:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 432              		.loc 1 170 5 is_stmt 1 view .LVU168
 170:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 433              		.loc 1 170 46 is_stmt 0 view .LVU169
 434 0034 4FF48053 		mov	r3, #4096
 435 0038 0A93     		str	r3, [sp, #40]
 171:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 436              		.loc 1 171 5 is_stmt 1 view .LVU170
 172:Core/Src/spi.c ****     {
 437              		.loc 1 172 5 view .LVU171
 172:Core/Src/spi.c ****     {
 438              		.loc 1 172 9 is_stmt 0 view .LVU172
 439 003a 0AA8     		add	r0, sp, #40
 440 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 441              	.LVL11:
 172:Core/Src/spi.c ****     {
 442              		.loc 1 172 8 discriminator 1 view .LVU173
 443 0040 0028     		cmp	r0, #0
 444 0042 3CD1     		bne	.L30
 445              	.L21:
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 14


 178:Core/Src/spi.c **** 
 446              		.loc 1 178 5 is_stmt 1 view .LVU174
 447              	.LBB2:
 178:Core/Src/spi.c **** 
 448              		.loc 1 178 5 view .LVU175
 178:Core/Src/spi.c **** 
 449              		.loc 1 178 5 view .LVU176
 450 0044 6B4B     		ldr	r3, .L33+12
 451 0046 D3F8F020 		ldr	r2, [r3, #240]
 452 004a 42F48052 		orr	r2, r2, #4096
 453 004e C3F8F020 		str	r2, [r3, #240]
 178:Core/Src/spi.c **** 
 454              		.loc 1 178 5 view .LVU177
 455 0052 D3F8F020 		ldr	r2, [r3, #240]
 456 0056 02F48052 		and	r2, r2, #4096
 457 005a 0192     		str	r2, [sp, #4]
 178:Core/Src/spi.c **** 
 458              		.loc 1 178 5 view .LVU178
 459 005c 019A     		ldr	r2, [sp, #4]
 460              	.LBE2:
 178:Core/Src/spi.c **** 
 461              		.loc 1 178 5 view .LVU179
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 462              		.loc 1 180 5 view .LVU180
 463              	.LBB3:
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 464              		.loc 1 180 5 view .LVU181
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 465              		.loc 1 180 5 view .LVU182
 466 005e D3F8E020 		ldr	r2, [r3, #224]
 467 0062 42F00102 		orr	r2, r2, #1
 468 0066 C3F8E020 		str	r2, [r3, #224]
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 469              		.loc 1 180 5 view .LVU183
 470 006a D3F8E020 		ldr	r2, [r3, #224]
 471 006e 02F00102 		and	r2, r2, #1
 472 0072 0292     		str	r2, [sp, #8]
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 473              		.loc 1 180 5 view .LVU184
 474 0074 029A     		ldr	r2, [sp, #8]
 475              	.LBE3:
 180:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 476              		.loc 1 180 5 view .LVU185
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 477              		.loc 1 181 5 view .LVU186
 478              	.LBB4:
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 479              		.loc 1 181 5 view .LVU187
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 480              		.loc 1 181 5 view .LVU188
 481 0076 D3F8E020 		ldr	r2, [r3, #224]
 482 007a 42F00202 		orr	r2, r2, #2
 483 007e C3F8E020 		str	r2, [r3, #224]
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 484              		.loc 1 181 5 view .LVU189
 485 0082 D3F8E030 		ldr	r3, [r3, #224]
 486 0086 03F00203 		and	r3, r3, #2
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 15


 487 008a 0393     		str	r3, [sp, #12]
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 488              		.loc 1 181 5 view .LVU190
 489 008c 039B     		ldr	r3, [sp, #12]
 490              	.LBE4:
 181:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 491              		.loc 1 181 5 view .LVU191
 188:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 492              		.loc 1 188 5 view .LVU192
 188:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493              		.loc 1 188 25 is_stmt 0 view .LVU193
 494 008e 7023     		movs	r3, #112
 495 0090 3993     		str	r3, [sp, #228]
 189:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 496              		.loc 1 189 5 is_stmt 1 view .LVU194
 189:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 497              		.loc 1 189 26 is_stmt 0 view .LVU195
 498 0092 0226     		movs	r6, #2
 499 0094 3A96     		str	r6, [sp, #232]
 190:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 500              		.loc 1 190 5 is_stmt 1 view .LVU196
 190:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 501              		.loc 1 190 26 is_stmt 0 view .LVU197
 502 0096 0024     		movs	r4, #0
 503              	.LVL12:
 190:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 504              		.loc 1 190 26 view .LVU198
 505 0098 3B94     		str	r4, [sp, #236]
 191:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 506              		.loc 1 191 5 is_stmt 1 view .LVU199
 191:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 507              		.loc 1 191 27 is_stmt 0 view .LVU200
 508 009a 3C94     		str	r4, [sp, #240]
 192:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 509              		.loc 1 192 5 is_stmt 1 view .LVU201
 192:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 510              		.loc 1 192 31 is_stmt 0 view .LVU202
 511 009c 0525     		movs	r5, #5
 512 009e 3D95     		str	r5, [sp, #244]
 193:Core/Src/spi.c **** 
 513              		.loc 1 193 5 is_stmt 1 view .LVU203
 514 00a0 39A9     		add	r1, sp, #228
 515 00a2 5548     		ldr	r0, .L33+16
 516 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 517              	.LVL13:
 195:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518              		.loc 1 195 5 view .LVU204
 195:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519              		.loc 1 195 25 is_stmt 0 view .LVU205
 520 00a8 2023     		movs	r3, #32
 521 00aa 3993     		str	r3, [sp, #228]
 196:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 196 5 is_stmt 1 view .LVU206
 196:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 523              		.loc 1 196 26 is_stmt 0 view .LVU207
 524 00ac 3A96     		str	r6, [sp, #232]
 197:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 16


 525              		.loc 1 197 5 is_stmt 1 view .LVU208
 197:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 526              		.loc 1 197 26 is_stmt 0 view .LVU209
 527 00ae 3B94     		str	r4, [sp, #236]
 198:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 528              		.loc 1 198 5 is_stmt 1 view .LVU210
 198:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 529              		.loc 1 198 27 is_stmt 0 view .LVU211
 530 00b0 3C94     		str	r4, [sp, #240]
 199:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 531              		.loc 1 199 5 is_stmt 1 view .LVU212
 199:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 532              		.loc 1 199 31 is_stmt 0 view .LVU213
 533 00b2 3D95     		str	r5, [sp, #244]
 200:Core/Src/spi.c **** 
 534              		.loc 1 200 5 is_stmt 1 view .LVU214
 535 00b4 39A9     		add	r1, sp, #228
 536 00b6 5148     		ldr	r0, .L33+20
 537 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 538              	.LVL14:
 539 00bc B8E7     		b	.L19
 540              	.LVL15:
 541              	.L30:
 174:Core/Src/spi.c ****     }
 542              		.loc 1 174 7 view .LVU215
 543 00be FFF7FEFF 		bl	Error_Handler
 544              	.LVL16:
 545 00c2 BFE7     		b	.L21
 546              	.L28:
 214:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 547              		.loc 1 214 5 view .LVU216
 214:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 548              		.loc 1 214 46 is_stmt 0 view .LVU217
 549 00c4 4FF48053 		mov	r3, #4096
 550 00c8 0A93     		str	r3, [sp, #40]
 215:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 551              		.loc 1 215 5 is_stmt 1 view .LVU218
 216:Core/Src/spi.c ****     {
 552              		.loc 1 216 5 view .LVU219
 216:Core/Src/spi.c ****     {
 553              		.loc 1 216 9 is_stmt 0 view .LVU220
 554 00ca 0AA8     		add	r0, sp, #40
 555 00cc FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 556              	.LVL17:
 216:Core/Src/spi.c ****     {
 557              		.loc 1 216 8 discriminator 1 view .LVU221
 558 00d0 0028     		cmp	r0, #0
 559 00d2 54D1     		bne	.L31
 560              	.L24:
 222:Core/Src/spi.c **** 
 561              		.loc 1 222 5 is_stmt 1 view .LVU222
 562              	.LBB5:
 222:Core/Src/spi.c **** 
 563              		.loc 1 222 5 view .LVU223
 222:Core/Src/spi.c **** 
 564              		.loc 1 222 5 view .LVU224
 565 00d4 474B     		ldr	r3, .L33+12
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 17


 566 00d6 D3F8E820 		ldr	r2, [r3, #232]
 567 00da 42F40042 		orr	r2, r2, #32768
 568 00de C3F8E820 		str	r2, [r3, #232]
 222:Core/Src/spi.c **** 
 569              		.loc 1 222 5 view .LVU225
 570 00e2 D3F8E820 		ldr	r2, [r3, #232]
 571 00e6 02F40042 		and	r2, r2, #32768
 572 00ea 0492     		str	r2, [sp, #16]
 222:Core/Src/spi.c **** 
 573              		.loc 1 222 5 view .LVU226
 574 00ec 049A     		ldr	r2, [sp, #16]
 575              	.LBE5:
 222:Core/Src/spi.c **** 
 576              		.loc 1 222 5 view .LVU227
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 577              		.loc 1 224 5 view .LVU228
 578              	.LBB6:
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 579              		.loc 1 224 5 view .LVU229
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 580              		.loc 1 224 5 view .LVU230
 581 00ee D3F8E020 		ldr	r2, [r3, #224]
 582 00f2 42F00102 		orr	r2, r2, #1
 583 00f6 C3F8E020 		str	r2, [r3, #224]
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 584              		.loc 1 224 5 view .LVU231
 585 00fa D3F8E020 		ldr	r2, [r3, #224]
 586 00fe 02F00102 		and	r2, r2, #1
 587 0102 0592     		str	r2, [sp, #20]
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 588              		.loc 1 224 5 view .LVU232
 589 0104 059A     		ldr	r2, [sp, #20]
 590              	.LBE6:
 224:Core/Src/spi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 591              		.loc 1 224 5 view .LVU233
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 592              		.loc 1 225 5 view .LVU234
 593              	.LBB7:
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 594              		.loc 1 225 5 view .LVU235
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 595              		.loc 1 225 5 view .LVU236
 596 0106 D3F8E020 		ldr	r2, [r3, #224]
 597 010a 42F00802 		orr	r2, r2, #8
 598 010e C3F8E020 		str	r2, [r3, #224]
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 599              		.loc 1 225 5 view .LVU237
 600 0112 D3F8E020 		ldr	r2, [r3, #224]
 601 0116 02F00802 		and	r2, r2, #8
 602 011a 0692     		str	r2, [sp, #24]
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 603              		.loc 1 225 5 view .LVU238
 604 011c 069A     		ldr	r2, [sp, #24]
 605              	.LBE7:
 225:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 606              		.loc 1 225 5 view .LVU239
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 18


 607              		.loc 1 226 5 view .LVU240
 608              	.LBB8:
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 609              		.loc 1 226 5 view .LVU241
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 610              		.loc 1 226 5 view .LVU242
 611 011e D3F8E020 		ldr	r2, [r3, #224]
 612 0122 42F00202 		orr	r2, r2, #2
 613 0126 C3F8E020 		str	r2, [r3, #224]
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 614              		.loc 1 226 5 view .LVU243
 615 012a D3F8E030 		ldr	r3, [r3, #224]
 616 012e 03F00203 		and	r3, r3, #2
 617 0132 0793     		str	r3, [sp, #28]
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 618              		.loc 1 226 5 view .LVU244
 619 0134 079B     		ldr	r3, [sp, #28]
 620              	.LBE8:
 226:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 621              		.loc 1 226 5 view .LVU245
 233:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 622              		.loc 1 233 5 view .LVU246
 233:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 623              		.loc 1 233 25 is_stmt 0 view .LVU247
 624 0136 4FF40043 		mov	r3, #32768
 625 013a 3993     		str	r3, [sp, #228]
 234:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 626              		.loc 1 234 5 is_stmt 1 view .LVU248
 234:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 627              		.loc 1 234 26 is_stmt 0 view .LVU249
 628 013c 0225     		movs	r5, #2
 629 013e 3A95     		str	r5, [sp, #232]
 235:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 630              		.loc 1 235 5 is_stmt 1 view .LVU250
 235:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 631              		.loc 1 235 26 is_stmt 0 view .LVU251
 632 0140 0024     		movs	r4, #0
 633              	.LVL18:
 235:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 634              		.loc 1 235 26 view .LVU252
 635 0142 3B94     		str	r4, [sp, #236]
 236:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 636              		.loc 1 236 5 is_stmt 1 view .LVU253
 236:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 637              		.loc 1 236 27 is_stmt 0 view .LVU254
 638 0144 3C94     		str	r4, [sp, #240]
 237:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 639              		.loc 1 237 5 is_stmt 1 view .LVU255
 237:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 640              		.loc 1 237 31 is_stmt 0 view .LVU256
 641 0146 0626     		movs	r6, #6
 642 0148 3D96     		str	r6, [sp, #244]
 238:Core/Src/spi.c **** 
 643              		.loc 1 238 5 is_stmt 1 view .LVU257
 644 014a 39A9     		add	r1, sp, #228
 645 014c 2A48     		ldr	r0, .L33+16
 646 014e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 19


 647              	.LVL19:
 240:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 648              		.loc 1 240 5 view .LVU258
 240:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 649              		.loc 1 240 25 is_stmt 0 view .LVU259
 650 0152 4023     		movs	r3, #64
 651 0154 3993     		str	r3, [sp, #228]
 241:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 652              		.loc 1 241 5 is_stmt 1 view .LVU260
 241:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 653              		.loc 1 241 26 is_stmt 0 view .LVU261
 654 0156 3A95     		str	r5, [sp, #232]
 242:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 655              		.loc 1 242 5 is_stmt 1 view .LVU262
 242:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 656              		.loc 1 242 26 is_stmt 0 view .LVU263
 657 0158 3B94     		str	r4, [sp, #236]
 243:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 658              		.loc 1 243 5 is_stmt 1 view .LVU264
 243:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 659              		.loc 1 243 27 is_stmt 0 view .LVU265
 660 015a 3C94     		str	r4, [sp, #240]
 244:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 661              		.loc 1 244 5 is_stmt 1 view .LVU266
 244:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 662              		.loc 1 244 31 is_stmt 0 view .LVU267
 663 015c 0523     		movs	r3, #5
 664 015e 3D93     		str	r3, [sp, #244]
 245:Core/Src/spi.c **** 
 665              		.loc 1 245 5 is_stmt 1 view .LVU268
 666 0160 39A9     		add	r1, sp, #228
 667 0162 2748     		ldr	r0, .L33+24
 668 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 669              	.LVL20:
 247:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 670              		.loc 1 247 5 view .LVU269
 247:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 671              		.loc 1 247 25 is_stmt 0 view .LVU270
 672 0168 1823     		movs	r3, #24
 673 016a 3993     		str	r3, [sp, #228]
 248:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 674              		.loc 1 248 5 is_stmt 1 view .LVU271
 248:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 675              		.loc 1 248 26 is_stmt 0 view .LVU272
 676 016c 3A95     		str	r5, [sp, #232]
 249:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 677              		.loc 1 249 5 is_stmt 1 view .LVU273
 249:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 678              		.loc 1 249 26 is_stmt 0 view .LVU274
 679 016e 3B94     		str	r4, [sp, #236]
 250:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 680              		.loc 1 250 5 is_stmt 1 view .LVU275
 250:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 681              		.loc 1 250 27 is_stmt 0 view .LVU276
 682 0170 3C94     		str	r4, [sp, #240]
 251:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 683              		.loc 1 251 5 is_stmt 1 view .LVU277
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 20


 251:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 684              		.loc 1 251 31 is_stmt 0 view .LVU278
 685 0172 3D96     		str	r6, [sp, #244]
 252:Core/Src/spi.c **** 
 686              		.loc 1 252 5 is_stmt 1 view .LVU279
 687 0174 39A9     		add	r1, sp, #228
 688 0176 2148     		ldr	r0, .L33+20
 689 0178 FFF7FEFF 		bl	HAL_GPIO_Init
 690              	.LVL21:
 691 017c 58E7     		b	.L19
 692              	.LVL22:
 693              	.L31:
 218:Core/Src/spi.c ****     }
 694              		.loc 1 218 7 view .LVU280
 695 017e FFF7FEFF 		bl	Error_Handler
 696              	.LVL23:
 697 0182 A7E7     		b	.L24
 698              	.L29:
 266:Core/Src/spi.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 699              		.loc 1 266 5 view .LVU281
 266:Core/Src/spi.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 700              		.loc 1 266 46 is_stmt 0 view .LVU282
 701 0184 4FF40053 		mov	r3, #8192
 702 0188 0A93     		str	r3, [sp, #40]
 267:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 703              		.loc 1 267 5 is_stmt 1 view .LVU283
 268:Core/Src/spi.c ****     {
 704              		.loc 1 268 5 view .LVU284
 268:Core/Src/spi.c ****     {
 705              		.loc 1 268 9 is_stmt 0 view .LVU285
 706 018a 0AA8     		add	r0, sp, #40
 707 018c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 708              	.LVL24:
 268:Core/Src/spi.c ****     {
 709              		.loc 1 268 8 discriminator 1 view .LVU286
 710 0190 30BB     		cbnz	r0, .L32
 711              	.L25:
 274:Core/Src/spi.c **** 
 712              		.loc 1 274 5 is_stmt 1 view .LVU287
 713              	.LBB9:
 274:Core/Src/spi.c **** 
 714              		.loc 1 274 5 view .LVU288
 274:Core/Src/spi.c **** 
 715              		.loc 1 274 5 view .LVU289
 716 0192 184B     		ldr	r3, .L33+12
 717 0194 D3F8F020 		ldr	r2, [r3, #240]
 718 0198 42F40052 		orr	r2, r2, #8192
 719 019c C3F8F020 		str	r2, [r3, #240]
 274:Core/Src/spi.c **** 
 720              		.loc 1 274 5 view .LVU290
 721 01a0 D3F8F020 		ldr	r2, [r3, #240]
 722 01a4 02F40052 		and	r2, r2, #8192
 723 01a8 0892     		str	r2, [sp, #32]
 274:Core/Src/spi.c **** 
 724              		.loc 1 274 5 view .LVU291
 725 01aa 089A     		ldr	r2, [sp, #32]
 726              	.LBE9:
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 21


 274:Core/Src/spi.c **** 
 727              		.loc 1 274 5 view .LVU292
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 728              		.loc 1 276 5 view .LVU293
 729              	.LBB10:
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 730              		.loc 1 276 5 view .LVU294
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 731              		.loc 1 276 5 view .LVU295
 732 01ac D3F8E020 		ldr	r2, [r3, #224]
 733 01b0 42F01002 		orr	r2, r2, #16
 734 01b4 C3F8E020 		str	r2, [r3, #224]
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 735              		.loc 1 276 5 view .LVU296
 736 01b8 D3F8E030 		ldr	r3, [r3, #224]
 737 01bc 03F01003 		and	r3, r3, #16
 738 01c0 0993     		str	r3, [sp, #36]
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 739              		.loc 1 276 5 view .LVU297
 740 01c2 099B     		ldr	r3, [sp, #36]
 741              	.LBE10:
 276:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 742              		.loc 1 276 5 view .LVU298
 283:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 743              		.loc 1 283 5 view .LVU299
 283:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 283 25 is_stmt 0 view .LVU300
 745 01c4 7423     		movs	r3, #116
 746 01c6 3993     		str	r3, [sp, #228]
 284:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 747              		.loc 1 284 5 is_stmt 1 view .LVU301
 284:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 748              		.loc 1 284 26 is_stmt 0 view .LVU302
 749 01c8 0223     		movs	r3, #2
 750 01ca 3A93     		str	r3, [sp, #232]
 285:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 751              		.loc 1 285 5 is_stmt 1 view .LVU303
 285:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 752              		.loc 1 285 26 is_stmt 0 view .LVU304
 753 01cc 0023     		movs	r3, #0
 754 01ce 3B93     		str	r3, [sp, #236]
 286:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 755              		.loc 1 286 5 is_stmt 1 view .LVU305
 286:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 756              		.loc 1 286 27 is_stmt 0 view .LVU306
 757 01d0 3C93     		str	r3, [sp, #240]
 287:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 758              		.loc 1 287 5 is_stmt 1 view .LVU307
 287:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 759              		.loc 1 287 31 is_stmt 0 view .LVU308
 760 01d2 0523     		movs	r3, #5
 761 01d4 3D93     		str	r3, [sp, #244]
 288:Core/Src/spi.c **** 
 762              		.loc 1 288 5 is_stmt 1 view .LVU309
 763 01d6 39A9     		add	r1, sp, #228
 764 01d8 0A48     		ldr	r0, .L33+28
 765 01da FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 22


 766              	.LVL25:
 767              		.loc 1 294 1 is_stmt 0 view .LVU310
 768 01de 27E7     		b	.L19
 769              	.L32:
 270:Core/Src/spi.c ****     }
 770              		.loc 1 270 7 is_stmt 1 view .LVU311
 771 01e0 FFF7FEFF 		bl	Error_Handler
 772              	.LVL26:
 773 01e4 D5E7     		b	.L25
 774              	.L34:
 775 01e6 00BF     		.align	2
 776              	.L33:
 777 01e8 00300140 		.word	1073819648
 778 01ec 003C0040 		.word	1073757184
 779 01f0 00340140 		.word	1073820672
 780 01f4 00440258 		.word	1476543488
 781 01f8 00000258 		.word	1476526080
 782 01fc 00040258 		.word	1476527104
 783 0200 000C0258 		.word	1476529152
 784 0204 00100258 		.word	1476530176
 785              		.cfi_endproc
 786              	.LFE336:
 788              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 789              		.align	1
 790              		.global	HAL_SPI_MspDeInit
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 795              	HAL_SPI_MspDeInit:
 796              	.LVL27:
 797              	.LFB337:
 295:Core/Src/spi.c **** 
 296:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 297:Core/Src/spi.c **** {
 798              		.loc 1 297 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		.loc 1 297 1 is_stmt 0 view .LVU313
 803 0000 08B5     		push	{r3, lr}
 804              	.LCFI7:
 805              		.cfi_def_cfa_offset 8
 806              		.cfi_offset 3, -8
 807              		.cfi_offset 14, -4
 298:Core/Src/spi.c **** 
 299:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 808              		.loc 1 299 3 is_stmt 1 view .LVU314
 809              		.loc 1 299 15 is_stmt 0 view .LVU315
 810 0002 0368     		ldr	r3, [r0]
 811              		.loc 1 299 5 view .LVU316
 812 0004 1D4A     		ldr	r2, .L43
 813 0006 9342     		cmp	r3, r2
 814 0008 06D0     		beq	.L40
 300:Core/Src/spi.c ****   {
 301:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 302:Core/Src/spi.c **** 
 303:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 23


 304:Core/Src/spi.c ****     /* Peripheral clock disable */
 305:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 306:Core/Src/spi.c **** 
 307:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 308:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 309:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 310:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 311:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
 312:Core/Src/spi.c ****     */
 313:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 314:Core/Src/spi.c **** 
 315:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 316:Core/Src/spi.c **** 
 317:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 318:Core/Src/spi.c **** 
 319:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 320:Core/Src/spi.c ****   }
 321:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 815              		.loc 1 321 8 is_stmt 1 view .LVU317
 816              		.loc 1 321 10 is_stmt 0 view .LVU318
 817 000a 1D4A     		ldr	r2, .L43+4
 818 000c 9342     		cmp	r3, r2
 819 000e 13D0     		beq	.L41
 322:Core/Src/spi.c ****   {
 323:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 324:Core/Src/spi.c **** 
 325:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 326:Core/Src/spi.c ****     /* Peripheral clock disable */
 327:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 328:Core/Src/spi.c **** 
 329:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 330:Core/Src/spi.c ****     PA15 (JTDI)     ------> SPI3_NSS
 331:Core/Src/spi.c ****     PD6     ------> SPI3_MOSI
 332:Core/Src/spi.c ****     PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
 333:Core/Src/spi.c ****     PB4 (NJTRST)     ------> SPI3_MISO
 334:Core/Src/spi.c ****     */
 335:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 336:Core/Src/spi.c **** 
 337:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_6);
 338:Core/Src/spi.c **** 
 339:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 340:Core/Src/spi.c **** 
 341:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 342:Core/Src/spi.c **** 
 343:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 344:Core/Src/spi.c ****   }
 345:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI4)
 820              		.loc 1 345 8 is_stmt 1 view .LVU319
 821              		.loc 1 345 10 is_stmt 0 view .LVU320
 822 0010 1C4A     		ldr	r2, .L43+8
 823 0012 9342     		cmp	r3, r2
 824 0014 25D0     		beq	.L42
 825              	.LVL28:
 826              	.L35:
 346:Core/Src/spi.c ****   {
 347:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspDeInit 0 */
 348:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 24


 349:Core/Src/spi.c ****   /* USER CODE END SPI4_MspDeInit 0 */
 350:Core/Src/spi.c ****     /* Peripheral clock disable */
 351:Core/Src/spi.c ****     __HAL_RCC_SPI4_CLK_DISABLE();
 352:Core/Src/spi.c **** 
 353:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 354:Core/Src/spi.c ****     PE2     ------> SPI4_SCK
 355:Core/Src/spi.c ****     PE4     ------> SPI4_NSS
 356:Core/Src/spi.c ****     PE5     ------> SPI4_MISO
 357:Core/Src/spi.c ****     PE6     ------> SPI4_MOSI
 358:Core/Src/spi.c ****     */
 359:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 360:Core/Src/spi.c **** 
 361:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspDeInit 1 */
 362:Core/Src/spi.c **** 
 363:Core/Src/spi.c ****   /* USER CODE END SPI4_MspDeInit 1 */
 364:Core/Src/spi.c ****   }
 365:Core/Src/spi.c **** }
 827              		.loc 1 365 1 view .LVU321
 828 0016 08BD     		pop	{r3, pc}
 829              	.LVL29:
 830              	.L40:
 305:Core/Src/spi.c **** 
 831              		.loc 1 305 5 is_stmt 1 view .LVU322
 832 0018 1B4A     		ldr	r2, .L43+12
 833 001a D2F8F030 		ldr	r3, [r2, #240]
 834 001e 23F48053 		bic	r3, r3, #4096
 835 0022 C2F8F030 		str	r3, [r2, #240]
 313:Core/Src/spi.c **** 
 836              		.loc 1 313 5 view .LVU323
 837 0026 7021     		movs	r1, #112
 838 0028 1848     		ldr	r0, .L43+16
 839              	.LVL30:
 313:Core/Src/spi.c **** 
 840              		.loc 1 313 5 is_stmt 0 view .LVU324
 841 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 842              	.LVL31:
 315:Core/Src/spi.c **** 
 843              		.loc 1 315 5 is_stmt 1 view .LVU325
 844 002e 2021     		movs	r1, #32
 845 0030 1748     		ldr	r0, .L43+20
 846 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 847              	.LVL32:
 848 0036 EEE7     		b	.L35
 849              	.LVL33:
 850              	.L41:
 327:Core/Src/spi.c **** 
 851              		.loc 1 327 5 view .LVU326
 852 0038 134A     		ldr	r2, .L43+12
 853 003a D2F8E830 		ldr	r3, [r2, #232]
 854 003e 23F40043 		bic	r3, r3, #32768
 855 0042 C2F8E830 		str	r3, [r2, #232]
 335:Core/Src/spi.c **** 
 856              		.loc 1 335 5 view .LVU327
 857 0046 4FF40041 		mov	r1, #32768
 858 004a 1048     		ldr	r0, .L43+16
 859              	.LVL34:
 335:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 25


 860              		.loc 1 335 5 is_stmt 0 view .LVU328
 861 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 862              	.LVL35:
 337:Core/Src/spi.c **** 
 863              		.loc 1 337 5 is_stmt 1 view .LVU329
 864 0050 4021     		movs	r1, #64
 865 0052 1048     		ldr	r0, .L43+24
 866 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 867              	.LVL36:
 339:Core/Src/spi.c **** 
 868              		.loc 1 339 5 view .LVU330
 869 0058 1821     		movs	r1, #24
 870 005a 0D48     		ldr	r0, .L43+20
 871 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 872              	.LVL37:
 873 0060 D9E7     		b	.L35
 874              	.LVL38:
 875              	.L42:
 351:Core/Src/spi.c **** 
 876              		.loc 1 351 5 view .LVU331
 877 0062 094A     		ldr	r2, .L43+12
 878 0064 D2F8F030 		ldr	r3, [r2, #240]
 879 0068 23F40053 		bic	r3, r3, #8192
 880 006c C2F8F030 		str	r3, [r2, #240]
 359:Core/Src/spi.c **** 
 881              		.loc 1 359 5 view .LVU332
 882 0070 7421     		movs	r1, #116
 883 0072 0948     		ldr	r0, .L43+28
 884              	.LVL39:
 359:Core/Src/spi.c **** 
 885              		.loc 1 359 5 is_stmt 0 view .LVU333
 886 0074 FFF7FEFF 		bl	HAL_GPIO_DeInit
 887              	.LVL40:
 888              		.loc 1 365 1 view .LVU334
 889 0078 CDE7     		b	.L35
 890              	.L44:
 891 007a 00BF     		.align	2
 892              	.L43:
 893 007c 00300140 		.word	1073819648
 894 0080 003C0040 		.word	1073757184
 895 0084 00340140 		.word	1073820672
 896 0088 00440258 		.word	1476543488
 897 008c 00000258 		.word	1476526080
 898 0090 00040258 		.word	1476527104
 899 0094 000C0258 		.word	1476529152
 900 0098 00100258 		.word	1476530176
 901              		.cfi_endproc
 902              	.LFE337:
 904              		.global	hspi4
 905              		.section	.bss.hspi4,"aw",%nobits
 906              		.align	2
 909              	hspi4:
 910 0000 00000000 		.space	136
 910      00000000 
 910      00000000 
 910      00000000 
 910      00000000 
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 26


 911              		.global	hspi3
 912              		.section	.bss.hspi3,"aw",%nobits
 913              		.align	2
 916              	hspi3:
 917 0000 00000000 		.space	136
 917      00000000 
 917      00000000 
 917      00000000 
 917      00000000 
 918              		.global	hspi1
 919              		.section	.bss.hspi1,"aw",%nobits
 920              		.align	2
 923              	hspi1:
 924 0000 00000000 		.space	136
 924      00000000 
 924      00000000 
 924      00000000 
 924      00000000 
 925              		.text
 926              	.Letext0:
 927              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 928              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 929              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 930              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 931              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 932              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 933              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 934              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 935              		.file 10 "Core/Inc/spi.h"
 936              		.file 11 "Core/Inc/main.h"
 937              		.file 12 "<built-in>"
ARM GAS  C:\usertemp\ccIsdpKr.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\usertemp\ccIsdpKr.s:20     .text.MX_SPI1_Init:00000000 $t
C:\usertemp\ccIsdpKr.s:26     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\usertemp\ccIsdpKr.s:128    .text.MX_SPI1_Init:00000050 $d
C:\usertemp\ccIsdpKr.s:923    .bss.hspi1:00000000 hspi1
C:\usertemp\ccIsdpKr.s:134    .text.MX_SPI3_Init:00000000 $t
C:\usertemp\ccIsdpKr.s:140    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\usertemp\ccIsdpKr.s:242    .text.MX_SPI3_Init:00000050 $d
C:\usertemp\ccIsdpKr.s:916    .bss.hspi3:00000000 hspi3
C:\usertemp\ccIsdpKr.s:248    .text.MX_SPI4_Init:00000000 $t
C:\usertemp\ccIsdpKr.s:254    .text.MX_SPI4_Init:00000000 MX_SPI4_Init
C:\usertemp\ccIsdpKr.s:355    .text.MX_SPI4_Init:0000004c $d
C:\usertemp\ccIsdpKr.s:909    .bss.hspi4:00000000 hspi4
C:\usertemp\ccIsdpKr.s:361    .text.HAL_SPI_MspInit:00000000 $t
C:\usertemp\ccIsdpKr.s:367    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\usertemp\ccIsdpKr.s:777    .text.HAL_SPI_MspInit:000001e8 $d
C:\usertemp\ccIsdpKr.s:789    .text.HAL_SPI_MspDeInit:00000000 $t
C:\usertemp\ccIsdpKr.s:795    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\usertemp\ccIsdpKr.s:893    .text.HAL_SPI_MspDeInit:0000007c $d
C:\usertemp\ccIsdpKr.s:906    .bss.hspi4:00000000 $d
C:\usertemp\ccIsdpKr.s:913    .bss.hspi3:00000000 $d
C:\usertemp\ccIsdpKr.s:920    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
