Yosys 0.60+67 (git sha1 96549e551, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/adder64/base/clock_period.txt
Setting clock period to 40
1. Executing Liberty frontend: /home/rohit/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
2. Executing Liberty frontend: /home/rohit/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing Verilog-2005 frontend: designs/sky130hd/CLA64//cla64_synth.v
4. Executing Verilog-2005 frontend: /home/rohit/OpenROAD-flow-scripts/flow/platforms/sky130hd/cells_clkgate_hd.v
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\adder64'.
6.1. Analyzing design hierarchy..
6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adder32'.
6.3. Analyzing design hierarchy..
6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\adder16'.
6.5. Analyzing design hierarchy..
6.6. Executing AST frontend in derive mode using pre-parsed AST for module `\adder8'.
6.7. Analyzing design hierarchy..
6.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adder4'.
6.9. Analyzing design hierarchy..
6.10. Analyzing design hierarchy..
7. Executing OPT_CLEAN pass (remove unused cells and wires).
8. Executing RTLIL backend.
End of script. Logfile hash: 9cfc2e7fe6, CPU: user 0.12s system 0.01s, MEM: 44.88 MB peak
Yosys 0.60+67 (git sha1 96549e551, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 81% 4x read_liberty (0 sec), 6% 4x read_verilog (0 sec), ...
Elapsed time: 0:00.19[h:]min:sec. CPU time: user 0.17 sys 0.01 (94%). Peak memory: 46976KB.
