
---------- Begin Simulation Statistics ----------
final_tick                               1233350378500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272851                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695364                       # Number of bytes of host memory used
host_op_rate                                   482213                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12996.36                       # Real time elapsed on the host
host_tick_rate                               94899712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3546074071                       # Number of instructions simulated
sim_ops                                    6267016321                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.233350                       # Number of seconds simulated
sim_ticks                                1233350378500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3326197073                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3245926403                       # number of cc regfile writes
system.cpu.committedInsts                  3546074071                       # Number of Instructions Simulated
system.cpu.committedOps                    6267016321                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.695615                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.695615                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     38801                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22538                       # number of floating regfile writes
system.cpu.idleCycles                          140311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             21108750                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                783237997                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.697124                       # Inst execution rate
system.cpu.iew.exec_refs                    490105461                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  338408368                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               216314546                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             220220629                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                431                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            355827788                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8170962105                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             151697093                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9096164                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            6652997447                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    901                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               21107428                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10034                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            129                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     17859718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3249032                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                8441334504                       # num instructions consuming a value
system.cpu.iew.wb_count                    6640647991                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.640247                       # average fanout of values written-back
system.cpu.iew.wb_producers                5404542068                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.692117                       # insts written-back per cycle
system.cpu.iew.wb_sent                     6652977451                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               8778080211                       # number of integer regfile reads
system.cpu.int_regfile_writes              5520882062                       # number of integer regfile writes
system.cpu.ipc                               1.437578                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.437578                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10468989      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            6153976458     92.37%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17085      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3059      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2449      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 665      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1481      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4873      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4233      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2582      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                780      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              17      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     92.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            156878782      2.35%     94.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           340716036      5.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10033      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6079      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             6662093611                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   44973                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80613                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30463                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79855                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  1965036570                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.294958                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              1964502776     99.97%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   8508      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2129      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   620      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1031      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    296      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16604      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                497249      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2486      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3937      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             8616616219                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        18334044285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   6640617528                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       10074828148                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 8170961558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                6662093611                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 547                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      1903945777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued         578340659                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   3512672856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2466560447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.700965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.246695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           388789620     15.76%     15.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6521136      0.26%     16.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            43340729      1.76%     17.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1542998706     62.56%     80.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           484660736     19.65%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              245332      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4037      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 135      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  16      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2466560447                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.700811                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3208                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2154                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            220220629                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           355827788                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             31649201664                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                       2466700758                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              1156063660                       # Number of BP lookups
system.cpu.branchPred.condPredicted         898767344                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          21108030                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            610589944                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               610585951                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999346                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   22357                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5944                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                627                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5317                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          847                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      1815968441                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          21107061                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2229274879                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.811235                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.905671                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       330294920     14.82%     14.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       326726958     14.66%     29.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        34492410      1.55%     31.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       820703252     36.81%     67.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       568076074     25.48%     93.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2801615      0.13%     93.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        23198280      1.04%     94.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          158224      0.01%     94.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       122823146      5.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2229274879                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           3546074071                       # Number of instructions committed
system.cpu.commit.opsCommitted             6267016321                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   474814029                       # Number of memory references committed
system.cpu.commit.loads                     139322336                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                  740039418                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21525                       # Number of committed floating point instructions.
system.cpu.commit.integer                  6257379812                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 19239                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      9627564      0.15%      0.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   5782543930     92.27%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        17046      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2404      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    139317465      2.22%     94.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    335486525      5.35%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4871      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5168      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   6267016321                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     122823146                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    487152223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        487152223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    487152223                       # number of overall hits
system.cpu.dcache.overall_hits::total       487152223                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16935                       # number of overall misses
system.cpu.dcache.overall_misses::total         16935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1035297952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1035297952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1035297952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1035297952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    487169158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    487169158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    487169158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    487169158                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61133.625745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61133.625745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61133.625745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61133.625745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1144                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.186189                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3796                       # number of writebacks
system.cpu.dcache.writebacks::total              3796                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12110                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4825                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4825                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    321662452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    321662452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    321662452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    321662452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66665.793161                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66665.793161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66665.793161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66665.793161                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    151661708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       151661708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    961030500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    961030500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    151677458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    151677458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61017.809524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61017.809524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    248917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    248917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68233.826754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68233.826754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    335490515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      335490515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74267452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74267452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    335491700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    335491700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62672.955274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62672.955274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72745452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72745452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61805.821580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61805.821580                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.947493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           487157048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          101069.926971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.947493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          886                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         974343136                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        974343136                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                244115900                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             474035546                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                1446098005                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             281203568                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               21107428                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            563675597                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1615                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             8433544617                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             169825767                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   151684067                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   338408377                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1287                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           317                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20406452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     5121106177                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  1156063660                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          610608935                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2425038143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                42217948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  667                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6135                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                1803622546                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2028                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         2466560447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.745710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.992260                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                808010655     32.76%     32.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 72836955      2.95%     35.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 50024301      2.03%     37.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 17961671      0.73%     38.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                380361635     15.42%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 39427309      1.60%     55.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                632395346     25.64%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                225045221      9.12%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                240497354      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2466560447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.468668                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.076095                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   1803619089                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1803619089                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1803619089                       # number of overall hits
system.cpu.icache.overall_hits::total      1803619089                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3456                       # number of overall misses
system.cpu.icache.overall_misses::total          3456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203856499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203856499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203856499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203856499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1803622545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1803622545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1803622545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1803622545                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58986.255498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58986.255498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58986.255498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58986.255498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    34.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2031                       # number of writebacks
system.cpu.icache.writebacks::total              2031                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          912                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          912                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          912                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          912                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2544                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2544                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2544                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2544                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162268499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162268499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162268499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162268499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63784.787343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63784.787343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63784.787343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63784.787343                       # average overall mshr miss latency
system.cpu.icache.replacements                   2031                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1803619089                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1803619089                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203856499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203856499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1803622545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1803622545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58986.255498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58986.255498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          912                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          912                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162268499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162268499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63784.787343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63784.787343                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984754                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1803621633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          708970.767689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.984754                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3607247634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3607247634                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1803623304                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1092                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5258                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                80898293                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 129                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               20336095                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1233350378500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               21107428                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                422580812                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               216408288                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7346                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                1548835488                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             257621085                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             8251506407                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              81886115                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4419                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              129828594                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents               12149908                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             784                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         10778856778                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 17827255315                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              11000173300                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77340                       # Number of floating rename lookups
system.cpu.rename.committedMaps            8299196662                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               2479660107                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     415                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 377                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 740193499                       # count of insts added to the skid buffer
system.cpu.rob.reads                      10189433128                       # The number of ROB reads
system.cpu.rob.writes                     16403255385                       # The number of ROB writes
system.cpu.thread_0.numInsts               3546074071                       # Number of Instructions committed
system.cpu.thread_0.numOps                 6267016321                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      2.465804759250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              335877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5819                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7359                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5819                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    217                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.229462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.732178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.568315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            332     94.05%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.82%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              296     83.85%     83.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.70%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      8.78%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.97%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.42%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  470976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               372416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1233350373000                       # Total gap between requests
system.mem_ctrls.avgGap                   93591620.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       152704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       304384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       370112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 123812.342917280752                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 246794.427038804366                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 300086.663491464627                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2539                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5819                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83875000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    166751000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30833258956000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33034.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34595.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 5298721250.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       162496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       308480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        470976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        69504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        69504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2539                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4820                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7359                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1086                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1086                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       131752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       250115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           381867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       131752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       131752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        56354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           56354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        56354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       131752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       250115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          438221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7142                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5783                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          240                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               116713500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          250626000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16341.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35091.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5281                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4099                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3537                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   233.689567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.076263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.575281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1342     37.94%     37.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1110     31.38%     69.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          423     11.96%     81.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          199      5.63%     86.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          122      3.45%     90.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           78      2.21%     92.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      1.64%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      0.71%     94.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          180      5.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3537                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                457088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             370112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.370607                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.300087                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13337520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7077675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26368020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14819580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 97359590640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17981214870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 458464469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  573866878065                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.291038                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1191738972500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  41184260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    427146000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11973780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6345240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24625860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15367680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 97359590640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17981099730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 458464566720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  573863569650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.288356                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1191739177500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  41184260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    426941000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1086                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4741                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1173                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1173                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2544                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3647                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20555                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       292480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       292480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       551424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       551424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  843904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                        320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7369                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002578                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.050716                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7350     99.74%     99.74% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7369                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1233350378500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38753500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13525750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25635000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
