#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Oct 01 17:02:47 2018
# Process ID: 672
# Current directory: C:/Users/klosey/lab_3B/lab_3B.runs/design_1_processing_system7_0_0_synth_1
# Command line: vivado.exe -log design_1_processing_system7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl
# Log file: C:/Users/klosey/lab_3B/lab_3B.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds
# Journal file: C:/Users/klosey/lab_3B/lab_3B.runs/design_1_processing_system7_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 304.781 ; gain = 94.504
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 342.148 ; gain = 131.871
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 342.148 ; gain = 131.871
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 584.273 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 584.273 ; gain = 373.996
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 584.273 ; gain = 373.996
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 584.273 ; gain = 373.996
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 584.273 ; gain = 373.996
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 584.273 ; gain = 373.996
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 785.340 ; gain = 575.063
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 802.297 ; gain = 592.020
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     2|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 806.852 ; gain = 596.574
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 829.043 ; gain = 605.039
