# Generated by Yosys 0.31+16 (git sha1 b04d0e09e, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model soc
.inputs i_clk i_rst i_rxd buttons[0] buttons[1] buttons[2] i_flash_miso
.outputs led[0] led[1] led[2] led[3] o_txd o_flash_sck o_flash_ss o_flash_mosi
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.u_servant_uart.uart_transmitter.cnTxd O=o_txd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.arbiter.i_wb_cpu_dbus_we_SB_DFFE_Q_D[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.arbiter.i_wb_cpu_dbus_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.arbiter.i_wb_cpu_dbus_we_SB_DFFE_Q_D[1] O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_2[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA_2[2] O=servant.arbiter.i_wb_cpu_dbus_we_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] Q=servant.clkgen.gate_serv_armed R=servant.clkgen.gate_serv_armed_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:55.2-63.5|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.arbiter.i_wb_cpu_dbus_we I3=servant.clkgen.o_wb_clkgen_ack_SB_DFFSR_Q_D[1] O=servant.clkgen.gate_serv_armed_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.clkgen.gate_serv_armed O=servant.clkgen.n_gate_serv_SB_DFFES_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_HFOSC CLKHF=servant.clkgen.o_clk CLKHFEN=$true CLKHFPU=servant.clkgen.n_gate_serv
.attr hdlname "servant clkgen genblk0.hfosc"
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:31.4-36.5|rtl/servant/servant.v:135.7-148.6"
.param CLKHF_DIV "0b10"
.gate SB_LFOSC CLKLF=servant.clkgen.o_sclk CLKLFEN=$true CLKLFPU=$true
.attr hdlname "servant clkgen genblk0.u_lf_osc"
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:38.13-38.69|rtl/servant/servant.v:135.7-148.6"
.gate SB_DFFES C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.i_rst E=servant.clkgen.n_gate_serv_SB_DFFES_Q_E Q=servant.clkgen.n_gate_serv S=servant.timer_slow.o_irq
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:46.2-53.5|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.clkgen.o_wb_clkgen_ack_SB_DFFSR_Q_D[1] Q=servant.clkgen.o_wb_clkgen_ack R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:65.2-69.39|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[31] I1=servant.cpu.cpu.bufreg.data[30] I2=servant.cpu.cpu.bufreg.data[29] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.clkgen.o_wb_clkgen_ack_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.clkgen.o_wb_clkgen_ack O=servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[10] Q=servant.clkgen.rst_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[9] Q=servant.clkgen.rst_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[0] Q=servant.clkgen.rst_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=$true Q=servant.clkgen.rst_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[8] Q=servant.clkgen.rst_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[7] Q=servant.clkgen.rst_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[6] Q=servant.clkgen.rst_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[5] Q=servant.clkgen.rst_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[4] Q=servant.clkgen.rst_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[3] Q=servant.clkgen.rst_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[2] Q=servant.clkgen.rst_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.clkgen.rst_reg[1] Q=servant.clkgen.rst_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/clk_gen_wb.v:22.1-23.49|rtl/servant/servant.v:135.7-148.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.alu.add_cy_r_SB_DFF_Q_D Q=servant.cpu.cpu.alu.add_cy_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_alu.v:61.4-66.7|rtl/serv/serv_top.v:446.13-463.28|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[3] O=servant.cpu.cpu.alu.add_cy_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000011
.gate SB_LUT4 I0=servant.cpu.cpu.alu.i_rs1 I1=servant.cpu.cpu.alu.add_cy_r I2=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=servant.cpu.cpu.alu.i_rs1 I1=servant.cpu.cpu.alu.add_cy_r I2=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.decode.co_mem_word I2=servant.cpu.cpu.alu.i_rs1 I3=servant.cpu.cpu.bne_or_bge O=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000001110000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.decode.co_mem_word I2=servant.cpu.cpu.bne_or_bge I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000110111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[3] E=servant.cpu.cpu.alu.i_en Q=servant.cpu.cpu.alu.cmp_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_alu.v:61.4-66.7|rtl/serv/serv_top.v:446.13-463.28|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.bne_or_bge I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[3] O=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010101000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.decode.opcode[2] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[0] I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[1] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[2] O=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.alu.cmp_r I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[1] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.csr_d_sel I3=servant.cpu.cpu.decode.co_mem_word O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[1] I1=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[1] I2=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[2] I3=servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.decode.co_mem_word I2=servant.cpu.cpu.alu.cmp_r I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt_r[0] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O[0] I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[3] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O[2] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.opcode[2] I3=servant.cpu.cpu.decode.opcode[0] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.state.o_cnt[4] I1=servant.cpu.cpu.state.o_cnt[3] I2=servant.cpu.cpu.state.o_cnt[2] I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.decode.opcode[2] I3=servant.cpu.cpu.decode.opcode[0] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=servant.cpu.cpu.alu.i_rs1 I1=servant.cpu.cpu.bne_or_bge I2=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_I3[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101100000000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.decode.co_mem_word I2=servant.cpu.cpu.alu.i_rs1 I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010001010
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_r[3] I2=servant.cpu.cpu.state.o_cnt_r[2] I3=servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[3] O=servant.cpu.cpu.alu.i_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt_r[1] I3=servant.cpu.cpu.state.o_cnt_r[0] O=servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.alu.i_rs1_SB_DFF_Q_D Q=servant.cpu.cpu.alu.i_rs1
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rdata0[1] I1=servant.cpu.rf_ram.regzero I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.rf_ram.rdata[0] O=servant.cpu.cpu.alu.i_rs1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110100000
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.alu.i_rs1 I2=servant.cpu.cpu.decode.opcode[1] I3=servant.cpu.cpu.decode.opcode[0] O=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110001000100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.bne_or_bge
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[2] I3=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[12] Q=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3] I3=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_6[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_6[2] O=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.branch_op_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.branch_op
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D[2] I3=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[6] Q=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] I3=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[6] I1=servant.timer_slow.mtimecmp[3] I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[0] I1=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[2] I3=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[3] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[6] I1=servant.inst_servant_spi.o_wb_spi_rdt[6] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.c_r_SB_DFF_Q_D Q=servant.cpu.cpu.bufreg.c_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.c_r I1=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[3] O=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000001100000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.c_r I1=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[1] I2=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[3] I3=servant.cpu.cpu.bufreg.i_en O=servant.cpu.cpu.bufreg.c_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.opcode[2] I2=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1] I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data_SB_DFFE_Q_D E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[31] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[22] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[21] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[20] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[19] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[18] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[17] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[16] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[15] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[14] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[13] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[30] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[12] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[11] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[10] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[9] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[8] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[7] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[6] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[5] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[4] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[3] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[29] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[28] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[27] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[26] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[25] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[24] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[23] E=servant.cpu.cpu.bufreg.i_en Q=servant.cpu.cpu.bufreg.data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] I1=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[3] O=servant.cpu.cpu.bufreg.i_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.co_mem_word I3=servant.cpu.cpu.decode.opcode[2] O=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3[2] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.state.i_ctrl_misalign E=servant.cpu.cpu.bufreg.lsb_SB_DFFE_Q_E Q=servant.cpu.cpu.bufreg.lsb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] I1=servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[3] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.bufreg.i_en O=servant.cpu.cpu.bufreg.lsb_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111100100000
.gate SB_LUT4 I0=servant.cpu.cpu.state.i_ctrl_misalign I1=servant.cpu.cpu.state.o_cnt[4] I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.state.o_cnt[3] O=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.bufreg.i_en O=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O[1] I2=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] I3=servant.cpu.cpu.alu.i_en O=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011111010
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[22] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[21] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[21] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[20] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[20] I1=servant.timer_slow.mtimecmp[17] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[20] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[20] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[19] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[19] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[1] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[19] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[18] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[18] I1=servant.timer_slow.mtimecmp[16] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[18] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[17] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[17] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[16] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[16] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[15] I1=servant.inst_servant_estu.o_cpu_rdt[15] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[15] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[14] I1=servant.inst_servant_estu.o_cpu_rdt[14] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[14] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[13] I1=servant.inst_servant_spi.o_wb_spi_rdt[13] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[13] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[12] I1=servant.inst_servant_spi.o_wb_spi_rdt[12] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[31] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.gpio.o_wb_rdt[30] I1=servant.inst_servant_spi.o_wb_spi_rdt[30] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[30] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[12] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[11] I1=servant.inst_servant_estu.o_cpu_rdt[11] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[11] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[10] I1=servant.inst_servant_spi.o_wb_spi_rdt[10] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[10] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[9] I1=servant.inst_servant_estu.o_cpu_rdt[9] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[9] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[8] I1=servant.inst_servant_spi.o_wb_spi_rdt[8] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[8] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.u_servant_uart.o_cpu_rdt[7] I1=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] I2=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[2] I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[7] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.u_servant_uart.o_cpu_rdt[6] I1=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[2] I3=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_26_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110010011101110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_27_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110010011101110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_28_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110010011101110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_29_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[1] I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[2] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100011111010
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[30] I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[29] I1=servant.gpio.o_wb_rdt[29] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[29] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_30_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[1] I2=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100011111010
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[29] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[28] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[28] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[27] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[27] I1=servant.timer_slow.mtimecmp[21] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[27] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[26] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[26] I1=servant.timer_slow.mtimecmp[25] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[26] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[25] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[25] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[24] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[24] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[23] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.dat[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[23] I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D_SB_LUT4_I3_O[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[22] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.servant_mux.o_wb_cpu_ack I2=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001100
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[31] Q=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100010000000
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[31] I1=servant.timer_slow.mtimecmp[1] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D E=servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O_SB_LUT4_I1_O Q=servant.cpu.cpu.bufreg2.o_sh_done_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:60.4-63.7|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.servant_mux.o_wb_cpu_ack I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I2=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000110111011
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.o_cpu_rdt[5] I2=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I3=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[5] I1=servant.u_servant_uart.o_cpu_rdt[5] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[5] Q=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.csr_d_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[2] I3=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[14] Q=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3 I3=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[14] I1=servant.timer_slow.mtimecmp[11] I2=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3 I3=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.csr_imm_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.csr_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[5] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[2] O=servant.cpu.cpu.csr_imm_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_imm I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_imm I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3[2] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[1] I3=servant.cpu.rf_ram_if.rcnt[0] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[0] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I2[1] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm19_12_20[7] I1=servant.cpu.cpu.immdec.imm24_20[3] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.rf_ram.memory.0.0_RADDR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110010100000
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm24_20[4] I1=servant.cpu.cpu.immdec.imm19_12_20[8] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.rf_ram.memory.0.0_RADDR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011000000
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm19_12_20[6] I1=servant.cpu.cpu.immdec.imm24_20[2] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.rf_ram.memory.0.0_RADDR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110010100000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.rf_ram.memory.0.0_RADDR[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[5] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=servant.cpu.rf_ram.memory.0.0_RADDR[0] I1=servant.cpu.rf_ram.memory.0.0_RADDR[1] I2=servant.cpu.rf_ram.memory.0.0_RADDR[2] I3=servant.cpu.rf_ram.memory.0.0_RADDR[3] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[1] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[1] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_d_sel I2=servant.cpu.cpu.alu.i_rs1 I3=servant.cpu.cpu.csr_imm O=servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.bne_or_bge I2=servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[3] O=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000001111011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[0] I2=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[2] O=servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.clkgen.rst_reg[11] O=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_D E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[31] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[31] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[30] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[22] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[21] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[21] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[20] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[20] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[19] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[19] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[18] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[18] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[17] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[17] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[16] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[16] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[15] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[14] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[13] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[30] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[29] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[12] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[11] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[10] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[9] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[8] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[7] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[6] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[5] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[4] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[3] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[29] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[28] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[2] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[28] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[27] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[27] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[26] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[26] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[25] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[25] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[24] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[24] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[23] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[23] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.o_ibus_adr[22] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] I1=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I2=servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[2] I3=servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[3] O=servant.cpu.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010010110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.o_ibus_adr[1] E=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.cpu.cpu.ctrl.pc R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.cpu.cpu.ctrl.pc I1=servant.cpu.cpu.decode.op20 I2=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3[3] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=servant.cpu.cpu.decode.opcode[2] I1=servant.cpu.cpu.decode.opcode[1] I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000111110
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.branch_op I3=servant.arbiter.i_wb_cpu_dbus_we O=servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D Q=servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_O[0] I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] O=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=servant.cpu.cpu.ctrl.pc I1=servant.cpu.cpu.state.o_cnt_r[2] I2=servant.cpu.cpu.ctrl.pc_plus_4_cy_r I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001011101011111
.gate SB_LUT4 I0=servant.cpu.cpu.ctrl.pc I1=servant.cpu.cpu.state.o_cnt_r[2] I2=servant.cpu.cpu.ctrl.pc_plus_4_cy_r I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110100101
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D Q=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_ctrl.v:71.4-82.7|rtl/serv/serv_top.v:420.4-444.33|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.alu.i_en I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1_O[2] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r I1=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] I2=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[2] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[3] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001000100001
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[2] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[3] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010010111111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[2] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[3] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[2] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O[2] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r I2=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[2] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[3] O=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.co_mem_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[2] I3=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[13] Q=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3 I3=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[13] I1=servant.timer_slow.mtimecmp[2] I2=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3 I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.imm30
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[31] I1=servant.cpu.cpu.decode.imm30 I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[3] O=servant.cpu.cpu.bufreg.data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.imm30 I2=servant.cpu.cpu.branch_op I3=servant.arbiter.i_wb_cpu_dbus_we O=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.co_mem_word I2=servant.cpu.cpu.bne_or_bge I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O[2] O=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[1] I3=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.decode.opcode[1] I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.op20
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.op21
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[21] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[2] O=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.op21 I2=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I3=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] O=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.op21 I3=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] O=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.branch_op I3=servant.cpu.cpu.decode.opcode[2] O=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.op22
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[22] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[2] O=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_4[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_4[2] O=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_r[3] I2=servant.cpu.cpu.decode.op22 I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt[4] I2=servant.cpu.cpu.state.o_cnt[3] I3=servant.cpu.cpu.state.o_cnt[2] O=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.op26 I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I3=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] O=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.op20 I2=servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=servant.cpu.cpu.state.o_cnt[4] I1=servant.cpu.cpu.decode.op20 I2=servant.cpu.cpu.state.o_cnt[3] I3=servant.cpu.cpu.decode.op22 O=servant.cpu.cpu.decode.op22_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_r[3] I2=servant.cpu.cpu.state.o_cnt[2] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I3_O[2] O=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[2] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.op26
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[26] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[2] O=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=servant.cpu.cpu.decode.op20 I1=servant.cpu.cpu.decode.op26 I2=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100001111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.opcode[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.opcode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D[1] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[4] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011000000
.gate SB_LUT4 I0=servant.gpio.o_wb_rdt[3] I1=servant.u_servant_uart.o_cpu_rdt[3] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[3] I1=servant.inst_servant_spi.o_wb_spi_rdt[3] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] Q=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[3] I2=$true I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.cpu.cpu.bufreg2.dat[2] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.decode.opcode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_decode.v:238.10-249.13|rtl/serv/serv_top.v:284.4-345.39|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D[1] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[3] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011000000
.gate SB_LUT4 I0=servant.gpio.o_wb_rdt[2] I1=servant.u_servant_uart.o_cpu_rdt[2] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[2] I1=servant.inst_servant_spi.o_wb_spi_rdt[2] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2] Q=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 I3=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[2] I2=$true I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.cpu.bufreg2.dat[0] CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.cpu.cpu.bufreg2.dat[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D[1] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.o_sh_done_r I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.o_cpu_rdt[4] I2=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[4] I1=servant.u_servant_uart.o_cpu_rdt[4] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO I0=$false I1=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[4] Q=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[5] I1=servant.timer_slow.mtimecmp[4] I2=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[4] I2=$true I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=servant.cpu.cpu.bufreg2.dat[4] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[0] I1=servant.cpu.cpu.bufreg2.o_sh_done_r I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111000101
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.branch_op I2=servant.servant_mux.o_wb_cpu_ack I3=servant.cpu.cpu.decode.opcode[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000011
.gate SB_CARRY CI=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.cpu.cpu.bufreg2.dat[3] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D E=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E Q=servant.cpu.cpu.genblk3.csr.mcause31
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.genblk3.csr.o_new_irq I3=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[2] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_done I2=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.op20 I2=servant.cpu.cpu.decode.op21 I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.state.o_cnt_done I1=servant.cpu.cpu.genblk3.csr.mcause3_0[0] I2=servant.cpu.cpu.genblk3.csr.mcause31 I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_D E=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O Q=servant.cpu.cpu.genblk3.csr.mcause3_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_1_D E=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O Q=servant.cpu.cpu.genblk3.csr.mcause3_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.genblk3.csr.o_new_irq I2=servant.cpu.cpu.genblk3.csr.mcause3_0[3] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D E=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O Q=servant.cpu.cpu.genblk3.csr.mcause3_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r I1=servant.cpu.cpu.genblk3.csr.mcause3_0[2] I2=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.branch_op I3=servant.arbiter.i_wb_cpu_dbus_we O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D E=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O Q=servant.cpu.cpu.genblk3.csr.mcause3_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r I2=servant.cpu.cpu.genblk3.csr.mcause3_0[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.o_new_irq I2=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[2] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=servant.cpu.cpu.decode.op20 I1=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] I2=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[2] I3=servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[2] E=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E Q=servant.cpu.cpu.genblk3.csr.mie_mtie R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.cpu.cpu.decode.op26 I2=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111010101010101
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.mstatus_mie I2=servant.cpu.cpu.genblk3.csr.mie_mtie I3=servant.timer_slow.o_irq O=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_D E=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_E Q=servant.cpu.cpu.genblk3.csr.mstatus_mie
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[2] O=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=servant.cpu.cpu.genblk3.csr.mstatus_mie I1=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[1] O=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111100010011
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rtrig1 I1=servant.cpu.rf_ram_if.rdata1[0] I2=servant.cpu.rf_ram.regzero I3=servant.cpu.rf_ram.rdata[0] O=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000110111011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.mstatus_mie E=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[2] Q=servant.cpu.cpu.genblk3.csr.mstatus_mpie
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[1] I2=servant.cpu.cpu.genblk3.csr.mcause31_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[2] O=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt_done I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.cpu.cpu.genblk3.csr.mstatus_mpie I1=servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] I2=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[2] O=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.o_new_irq_SB_DFFESR_Q_D E=servant.cpu.cpu.genblk3.csr.o_new_irq_SB_DFFESR_Q_E Q=servant.cpu.cpu.genblk3.csr.o_new_irq R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_E[1] O=servant.cpu.cpu.genblk3.csr.o_new_irq_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_D[1] E=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_E[1] Q=servant.cpu.cpu.genblk3.csr.timer_irq_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_csr.v:76.4-140.7|rtl/serv/serv_top.v:539.3-569.29|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt_done I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] O=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.genblk3.csr.timer_irq_r I3=servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_D[1] O=servant.cpu.cpu.genblk3.csr.o_new_irq_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.o_wb_ack I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.immdec.i_wb_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm11_7[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_1_D E=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm11_7[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm11_7[4] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_2_D E=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm11_7[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm11_7[3] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_3_D E=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm11_7[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm11_7[2] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_4_D E=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm11_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm11_7[1] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[0] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.alu.i_en O=servant.cpu.cpu.immdec.imm11_7_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[8] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[7] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[6] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[3] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[2] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D E=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.cpu.cpu.immdec.imm19_12_20[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm19_12_20[1] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.i_wb_en I2=servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[1] I3=servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm19_12_20_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm24_20[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_1_D E=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm24_20[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[4] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_2_D E=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm24_20[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[3] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_3_D E=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm24_20[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[2] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_4_D E=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm24_20[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[1] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[0] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.alu.i_en O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111110000
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] O=servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[5] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_2[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_2[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_2_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[4] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_3_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[3] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_4_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[2] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_5_D E=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm30_25[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25[1] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.i_wb_en I2=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.alu.i_en O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.decode.opcode[2] I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3_SB_LUT4_O_I3[2] O=servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D[1] E=servant.cpu.cpu.immdec.i_wb_en Q=servant.cpu.cpu.immdec.imm31
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D[1] O=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[31] I1=servant.gpio.o_wb_rdt[31] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] O=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.immdec.imm31 I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.opcode[2] I1=servant.cpu.cpu.decode.opcode[1] I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3[1] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.i_wb_en I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O[2] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.csr_d_sel I3=servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_done I2=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[2] O=servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[0] I2=servant.cpu.cpu.immdec.imm11_7[0] I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.cpu.cpu.decode.opcode[2] I2=servant.cpu.cpu.decode.opcode[1] I3=servant.cpu.cpu.decode.opcode[0] O=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.immdec.imm7_SB_DFFE_Q_D E=servant.cpu.cpu.immdec.imm7_SB_DFFE_Q_E Q=servant.cpu.cpu.immdec.imm7
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_immdec.v:41.3-59.6|rtl/serv/serv_top.v:347.16-365.38|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.i_wb_en I2=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[2] I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[2] O=servant.cpu.cpu.immdec.imm7_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.immdec.i_wb_en I3=servant.cpu.cpu.alu.i_en O=servant.cpu.cpu.immdec.imm7_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.decode.opcode[0] I2=servant.cpu.cpu.immdec.imm7 I3=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110100100000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.opcode[1] I1=servant.cpu.cpu.immdec.imm19_12_20[0] I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[2] O=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110111001000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.state.o_cnt[4] I2=servant.cpu.cpu.bne_or_bge I3=servant.cpu.cpu.state.o_cnt[3] O=servant.cpu.cpu.mem_if.dat_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101010111011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[3] E=servant.cpu.cpu.mem_if.dat_valid Q=servant.cpu.cpu.mem_if.signbit
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_mem_if.v:53.4-56.7|rtl/serv/serv_top.v:516.4-533.34|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[24] I1=servant.cpu.cpu.bufreg2.dat[8] I2=servant.cpu.cpu.state.i_ctrl_misalign I3=servant.cpu.cpu.bufreg.lsb[0] O=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.dat[16] I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.bufreg2.dat[0] O=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.mem_if.signbit I2=servant.cpu.cpu.mem_if.dat_valid I3=servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[3] O=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111011
.gate SB_LUT4 I0=servant.cpu.cpu.decode.opcode[2] I1=servant.cpu.cpu.decode.opcode[0] I2=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[2] I3=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[3] O=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I1=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[1] I3=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100011001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_d_sel I2=servant.cpu.cpu.decode.co_mem_word I3=servant.cpu.cpu.bne_or_bge O=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O[2] O=servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r_SB_DFFESR_Q_D E=servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[0] Q=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:193.3-199.6|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.cpu.cpu.state.i_ctrl_misalign I1=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D E=servant.cpu.cpu.bufreg.lsb_SB_DFFE_Q_E Q=servant.cpu.cpu.state.i_ctrl_misalign
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg.v:35.4-44.7|rtl/serv/serv_top.v:369.4-390.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[2] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[3] O=servant.cpu.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O E=servant.cpu.cpu.state.ibus_cyc_SB_DFFE_Q_E Q=servant.cpu.cpu.state.ibus_cyc
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[0] I3=servant.cpu.cpu.immdec.i_wb_en O=servant.cpu.cpu.state.ibus_cyc_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.cpu.cpu.state.ibus_cyc O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.o_ibus_adr[4] I2=servant.cpu.cpu.bufreg.data[4] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[5] I2=servant.cpu.cpu.ctrl.o_ibus_adr[5] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.o_ibus_adr[6] I2=servant.cpu.cpu.bufreg.data[6] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.ram.mem.0.0_RADDR_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.o_ibus_adr[7] I2=servant.cpu.cpu.bufreg.data[7] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[8] I2=servant.cpu.cpu.ctrl.o_ibus_adr[8] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[9] I2=servant.cpu.cpu.ctrl.o_ibus_adr[9] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.o_ibus_adr[10] I2=servant.cpu.cpu.bufreg.data[10] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0] I1=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.o_ibus_adr[3] I2=servant.cpu.cpu.bufreg.data[3] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[2] I2=servant.cpu.cpu.ctrl.o_ibus_adr[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] O=servant.ram.mem.0.0_RADDR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] Q=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] E=servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[0] Q=servant.cpu.cpu.state.init_done R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.genblk3.csr.o_new_irq I2=servant.cpu.cpu.state.init_done I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=servant.cpu.cpu.state.o_cnt_r[3] I1=servant.cpu.cpu.state.o_cnt_r[2] I2=servant.cpu.cpu.state.init_done I3=servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[3] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.branch_op I2=servant.cpu.cpu.decode.opcode[2] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.bne_or_bge O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010101000
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.cpu.cpu.decode.opcode[2] I2=servant.cpu.cpu.decode.opcode[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100011001100
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_d_sel I2=servant.cpu.cpu.decode.co_mem_word I3=servant.cpu.cpu.bne_or_bge O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100110000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] O=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110011
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_D Q=servant.cpu.cpu.state.o_cnt[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_1_D Q=servant.cpu.cpu.state.o_cnt[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt[3] I3=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:168.16-168.41|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=servant.cpu.cpu.state.o_cnt_r[3] I1=servant.cpu.cpu.state.o_cnt[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:168.16-168.41|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_2_D Q=servant.cpu.cpu.state.o_cnt[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_r[3] I2=servant.cpu.cpu.state.o_cnt[2] I3=$false O=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:168.16-168.41|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt[4] I3=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:168.16-168.41|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=servant.cpu.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.cpu.cpu.state.o_cnt[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:168.16-168.41|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_done_SB_DFFSR_Q_D Q=servant.cpu.cpu.state.o_cnt_done R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.cpu.cpu.state.o_cnt[4] I1=servant.cpu.cpu.state.o_cnt[3] I2=servant.cpu.cpu.state.o_cnt_r[2] I3=servant.cpu.cpu.state.o_cnt[2] O=servant.cpu.cpu.state.o_cnt_done_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[6] I2=servant.cpu.cpu.state.o_cnt_done I3=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.cpu.cpu.state.o_cnt_done O=servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_r[2] Q=servant.cpu.cpu.state.o_cnt_r[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_r[1] Q=servant.cpu.cpu.state.o_cnt_r[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_r[0] Q=servant.cpu.cpu.state.o_cnt_r[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D Q=servant.cpu.cpu.state.o_cnt_r[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_cnt_r[3] I2=servant.cpu.cpu.state.o_cnt_done I3=servant.cpu.rf_ram_if.rgnt_SB_LUT4_I1_O[2] O=servant.cpu.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D E=servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[0] Q=servant.cpu.cpu.state.o_ctrl_jump R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=servant.cpu.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.o_ctrl_jump I2=servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O[2] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[2] O=servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] I3=servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[1] O=servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.stage_two_req_SB_DFFSR_Q_D Q=servant.cpu.cpu.state.stage_two_req R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_state.v:124.4-180.7|rtl/serv/serv_top.v:228.4-279.31|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.state.o_cnt_done I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] O=servant.cpu.cpu.state.stage_two_req_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r I2=servant.cpu.cpu.state.stage_two_req I3=servant.cpu.cpu.immdec.i_wb_en O=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[2] O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[1] I3=servant.cpu.rf_ram_if.rcnt[0] O=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.genblk1.misalign_trap_sync_r I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] I3=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2] O=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=servant.cpu.cpu.csr_d_sel I1=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg2.o_sh_done_r I1=servant.cpu.cpu.csr_d_sel I2=servant.cpu.cpu.state.init_done I3=servant.cpu.cpu.state.stage_two_req O=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011100000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.cpu.rf_ram_if.rcnt[4] RADDR[1]=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[1] RADDR[2]=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[0] RADDR[3]=servant.cpu.rf_ram.memory.0.0_RADDR[0] RADDR[4]=servant.cpu.rf_ram.memory.0.0_RADDR[2] RADDR[5]=servant.cpu.rf_ram.memory.0.0_RADDR[1] RADDR[6]=servant.cpu.rf_ram.memory.0.0_RADDR[3] RADDR[7]=$false RADDR[8]=servant.cpu.rf_ram_if.rcnt[3] RADDR[9]=servant.cpu.rf_ram_if.rcnt[2] RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.cpu.rf_ram.memory.0.0_RDATA[0] RDATA[1]=servant.cpu.rf_ram.rdata[0] RDATA[2]=servant.cpu.rf_ram.memory.0.0_RDATA[2] RDATA[3]=servant.cpu.rf_ram.memory.0.0_RDATA[3] RDATA[4]=servant.cpu.rf_ram.memory.0.0_RDATA[4] RDATA[5]=servant.cpu.rf_ram.rdata[2] RDATA[6]=servant.cpu.rf_ram.memory.0.0_RDATA[6] RDATA[7]=servant.cpu.rf_ram.memory.0.0_RDATA[7] RDATA[8]=servant.cpu.rf_ram.memory.0.0_RDATA[8] RDATA[9]=servant.cpu.rf_ram.rdata[1] RDATA[10]=servant.cpu.rf_ram.memory.0.0_RDATA[10] RDATA[11]=servant.cpu.rf_ram.memory.0.0_RDATA[11] RDATA[12]=servant.cpu.rf_ram.memory.0.0_RDATA[12] RDATA[13]=servant.cpu.rf_ram.rdata[3] RDATA[14]=servant.cpu.rf_ram.memory.0.0_RDATA[14] RDATA[15]=servant.cpu.rf_ram.memory.0.0_RDATA[15] RE=$true WADDR[0]=servant.cpu.rf_ram.memory.0.0_WADDR_7 WADDR[1]=servant.cpu.rf_ram.memory.0.0_WADDR_6 WADDR[2]=servant.cpu.rf_ram.memory.0.0_WADDR_5 WADDR[3]=servant.cpu.rf_ram.memory.0.0_WADDR_4 WADDR[4]=servant.cpu.rf_ram.memory.0.0_WADDR_3 WADDR[5]=servant.cpu.rf_ram.memory.0.0_WADDR_2 WADDR[6]=servant.cpu.rf_ram.memory.0.0_WADDR_8[1] WADDR[7]=$false WADDR[8]=servant.cpu.rf_ram.memory.0.0_WADDR_1 WADDR[9]=servant.cpu.rf_ram.memory.0.0_WADDR WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.cpu.rf_ram.memory.0.0_WCLKE WDATA[0]=$false WDATA[1]=servant.cpu.rf_ram.memory.0.0_WDATA_3 WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=servant.cpu.rf_ram.memory.0.0_WDATA_2 WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=servant.cpu.rf_ram.memory.0.0_WDATA_1 WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=servant.cpu.rf_ram.memory.0.0_WDATA WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.rcnt[3] I2=$true I3=servant.cpu.rf_ram_if.rcnt[2] O=servant.cpu.rf_ram.memory.0.0_WADDR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:87.18-87.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.immdec.imm11_7[4] I3=servant.cpu.rf_ram.memory.0.0_WADDR_8[1] O=servant.cpu.rf_ram.memory.0.0_WADDR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.immdec.imm11_7[3] I3=servant.cpu.rf_ram.memory.0.0_WADDR_8[1] O=servant.cpu.rf_ram.memory.0.0_WADDR_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.immdec.imm11_7[2] I3=servant.cpu.rf_ram.memory.0.0_WADDR_8[1] O=servant.cpu.rf_ram.memory.0.0_WADDR_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram.memory.0.0_WADDR_5_SB_LUT4_O_I2[0] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram.memory.0.0_WADDR_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm11_7[1] I1=servant.cpu.cpu.decode.op20 I2=servant.cpu.rf_ram_if.genblk1.wtrig0_r I3=servant.cpu.cpu.decode.op26 O=servant.cpu.rf_ram.memory.0.0_WADDR_5_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111110101
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm11_7[0] I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram.memory.0.0_WADDR_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000110011
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[2] I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.decode.op26 I3=servant.cpu.cpu.decode.op21 O=servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.rcnt[4] I2=$true I3=servant.cpu.rf_ram.memory.0.0_WADDR_7_SB_LUT4_O_I3 O=servant.cpu.rf_ram.memory.0.0_WADDR_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:87.18-87.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.rf_ram_if.rcnt[2] CO=servant.cpu.rf_ram.memory.0.0_WADDR_7_SB_LUT4_O_I3 I0=servant.cpu.rf_ram_if.rcnt[3] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:87.18-87.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.rf_ram_if.rcnt[2] O=servant.cpu.rf_ram.memory.0.0_WADDR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram_if.wdata0_r[1] I3=servant.cpu.rf_ram_if.wdata1_r[1] O=servant.cpu.rf_ram.memory.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram_if.wdata0_r[2] I3=servant.cpu.rf_ram_if.wdata1_r[2] O=servant.cpu.rf_ram.memory.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram_if.wdata1_r[0] I3=servant.cpu.rf_ram_if.wdata0_r[0] O=servant.cpu.rf_ram.memory.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram_if.wdata1_r[3] I3=servant.cpu.rf_ram_if.wdata0_r[3] O=servant.cpu.rf_ram.memory.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram.regzero_SB_DFF_Q_D Q=servant.cpu.rf_ram.regzero
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:134.4-141.24|rtl/serv/serv_rf_ram.v:34.4-35.62|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[0] I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[1] I3=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O[2] O=servant.cpu.rf_ram.regzero_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rtrig1 Q=servant.cpu.rf_ram_if.genblk1.wtrig0_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:69.7-69.50|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.genblk1.wtrig0_r I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram.memory.0.0_WADDR_8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_D Q=servant.cpu.rf_ram_if.rcnt[4] R=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_1_D Q=servant.cpu.rf_ram_if.rcnt[3] R=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[3] I3=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.cpu.rf_ram_if.rcnt[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_2_D Q=servant.cpu.rf_ram_if.rcnt[2] R=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[2] I3=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.rf_ram_if.rcnt[0] CO=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=servant.cpu.rf_ram_if.rcnt[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_3_D Q=servant.cpu.rf_ram_if.rcnt[0] R=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.rf_ram_if.rcnt[0] O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_4_D Q=servant.cpu.rf_ram_if.rcnt[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[0] I2=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[2] O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[4] I3=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=servant.cpu.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.cpu.rf_ram_if.rcnt[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:147.15-147.24|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata0_SB_DFFSR_Q_D Q=servant.cpu.rf_ram_if.rdata0[3] R=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram.regzero I3=servant.cpu.rf_ram.rdata[3] O=servant.cpu.rf_ram_if.rdata0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata0_SB_DFF_Q_D Q=servant.cpu.rf_ram_if.rdata0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata0_SB_DFF_Q_1_D Q=servant.cpu.rf_ram_if.rdata0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rdata0[2] I1=servant.cpu.rf_ram.regzero I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.rf_ram.rdata[1] O=servant.cpu.rf_ram_if.rdata0_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110100000
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rdata0[3] I1=servant.cpu.rf_ram.regzero I2=servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] I3=servant.cpu.rf_ram.rdata[2] O=servant.cpu.rf_ram_if.rdata0_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110100000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata0_SB_DFFSR_Q_D Q=servant.cpu.rf_ram_if.rdata1[2] R=servant.cpu.rf_ram_if.rdata1_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:133.6-137.9|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.rf_ram_if.rtrig1 O=servant.cpu.rf_ram_if.rdata1_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata1_SB_DFF_Q_D Q=servant.cpu.rf_ram_if.rdata1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:133.6-137.9|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rdata1_SB_DFF_Q_1_D Q=servant.cpu.rf_ram_if.rdata1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:133.6-137.9|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rtrig1 I1=servant.cpu.rf_ram_if.rdata1[1] I2=servant.cpu.rf_ram.regzero I3=servant.cpu.rf_ram.rdata[1] O=servant.cpu.rf_ram_if.rdata1_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111001000100
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rtrig1 I1=servant.cpu.rf_ram_if.rdata1[2] I2=servant.cpu.rf_ram.regzero I3=servant.cpu.rf_ram.rdata[2] O=servant.cpu.rf_ram_if.rdata1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111001000100
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rreq_r Q=servant.cpu.rf_ram_if.rgnt R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.cpu.rf_ram_if.rgnt I2=servant.cpu.cpu.alu.i_en I3=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[2] O=servant.cpu.rf_ram_if.rgnt_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100001100
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O[1] Q=servant.cpu.rf_ram_if.rreq_r R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.rtrig1_SB_DFF_Q_D Q=servant.cpu.rf_ram_if.rtrig1
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:142.4-166.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.rf_ram_if.rcnt[1] I3=servant.cpu.rf_ram_if.rcnt[0] O=servant.cpu.rf_ram_if.rtrig1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata0_r_SB_DFF_Q_D Q=servant.cpu.rf_ram_if.wdata0_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata0_r[3] Q=servant.cpu.rf_ram_if.wdata0_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata0_r[2] Q=servant.cpu.rf_ram_if.wdata0_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata0_r[1] Q=servant.cpu.rf_ram_if.wdata0_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I1=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram_if.wdata0_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100011111010
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata1_r_SB_DFF_Q_D Q=servant.cpu.rf_ram_if.wdata1_r[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata1_r[4] Q=servant.cpu.rf_ram_if.wdata1_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata1_r[3] Q=servant.cpu.rf_ram_if.wdata1_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata1_r[2] Q=servant.cpu.rf_ram_if.wdata1_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wdata1_r[1] Q=servant.cpu.rf_ram_if.wdata1_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.ctrl.pc I2=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I3=servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[2] O=servant.cpu.rf_ram_if.wdata1_r_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D E=servant.cpu.rf_ram_if.rcnt[0] Q=servant.cpu.rf_ram_if.wen0_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=servant.cpu.cpu.alu.i_en I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100011001100
.gate SB_LUT4 I0=servant.cpu.cpu.immdec.imm11_7[1] I1=servant.cpu.cpu.immdec.imm11_7[0] I2=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3] O=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm11_7[4] I2=servant.cpu.cpu.immdec.imm11_7[3] I3=servant.cpu.cpu.immdec.imm11_7[2] O=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.cpu.cpu.decode.opcode[2] I3=servant.cpu.cpu.decode.opcode[0] O=servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.rf_ram_if.wen1_r_SB_DFFE_Q_D E=servant.cpu.rf_ram_if.rcnt[0] Q=servant.cpu.rf_ram_if.wen1_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:108.4-129.25|rtl/serv/serv_rf_ram_if.v:89.4-98.7|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.alu.i_en I2=servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.cpu.rf_ram_if.wen1_r_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=servant.cpu.rf_ram_if.rtrig1 I1=servant.cpu.rf_ram_if.genblk1.wtrig0_r I2=servant.cpu.rf_ram_if.wen1_r I3=servant.cpu.rf_ram_if.wen0_r O=servant.cpu.rf_ram.memory.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.gpio.o_gpio_reg_SB_DFFE_Q_E Q=servant.gpio.o_gpio_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.gpio.o_gpio_reg_SB_DFFE_Q_E Q=servant.gpio.o_gpio_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.gpio.o_gpio_reg_SB_DFFE_Q_E Q=servant.gpio.o_gpio_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.gpio.o_gpio_reg_SB_DFFE_Q_E Q=servant.gpio.o_gpio_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.gpio.o_gpio_reg_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=buttons[2] Q=servant.gpio.o_wb_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=buttons[1] Q=servant.gpio.o_wb_rdt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=buttons[0] Q=servant.gpio.o_wb_rdt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.gpio.o_gpio_reg[3] Q=servant.gpio.o_wb_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.gpio.o_gpio_reg[2] Q=servant.gpio.o_wb_rdt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.gpio.o_gpio_reg[1] Q=servant.gpio.o_wb_rdt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.gpio.o_gpio_reg[0] Q=servant.gpio.o_wb_rdt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_gpio.v:20.1-24.7|rtl/servant/servant.v:270.17-278.22|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext Q=servant.inst_servant_estu.clr_valid_ll_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:249.1-256.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.clr_valid_ll_d O=servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[27] Q=servant.inst_servant_estu.i_cpu_adr_d[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[26] Q=servant.inst_servant_estu.i_cpu_adr_d[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[25] Q=servant.inst_servant_estu.i_cpu_adr_d[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[24] Q=servant.inst_servant_estu.i_cpu_adr_d[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[23] Q=servant.inst_servant_estu.i_cpu_adr_d[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[22] Q=servant.inst_servant_estu.i_cpu_adr_d[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[21] Q=servant.inst_servant_estu.i_cpu_adr_d[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg.data[20] Q=servant.inst_servant_estu.i_cpu_adr_d[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_SPRAM256KA ADDRESS[0]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[0] ADDRESS[1]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[1] ADDRESS[2]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[2] ADDRESS[3]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[3] ADDRESS[4]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[4] ADDRESS[5]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[5] ADDRESS[6]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[6] ADDRESS[7]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[7] ADDRESS[8]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[8] ADDRESS[9]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[9] ADDRESS[10]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[10] ADDRESS[11]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[11] ADDRESS[12]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[12] ADDRESS[13]=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[13] CHIPSELECT=servant.inst_servant_estu.inst_estu.INT_MEM1_CHIPSELECT CLOCK=servant.clkgen.o_clk DATAIN[0]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[0] DATAIN[1]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[1] DATAIN[2]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[2] DATAIN[3]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[3] DATAIN[4]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[4] DATAIN[5]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[5] DATAIN[6]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[6] DATAIN[7]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[7] DATAIN[8]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[8] DATAIN[9]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[9] DATAIN[10]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[10] DATAIN[11]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[11] DATAIN[12]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[12] DATAIN[13]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[13] DATAIN[14]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[14] DATAIN[15]=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[15] DATAOUT[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[0] DATAOUT[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[1] DATAOUT[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[2] DATAOUT[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[3] DATAOUT[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[4] DATAOUT[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[5] DATAOUT[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[6] DATAOUT[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[7] DATAOUT[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[8] DATAOUT[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[9] DATAOUT[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[10] DATAOUT[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[11] DATAOUT[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[12] DATAOUT[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[13] DATAOUT[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[14] DATAOUT[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[15] MASKWREN[0]=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] MASKWREN[1]=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] MASKWREN[2]=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] MASKWREN[3]=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] POWEROFF=$true SLEEP=$false STANDBY=$false WREN=servant.inst_servant_estu.inst_estu.INT_MEM1_WREN
.attr hdlname "servant inst_servant_estu inst_estu INT_MEM1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:466.19-477.6|rtl/servant/servant.v:446.14-464.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[41] I2=servant.inst_servant_estu.inst_estu.instruction_out_full[45] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_CHIPSELECT
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I1=servant.inst_servant_estu.mm_external_wren[0] I2=servant.inst_servant_spi.mm_mem_address[0] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.INT_MEM1_WREN
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111000100010
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_mem_address[1] I2=servant.inst_servant_spi.spi_byte_valid_d I3=servant.inst_servant_spi.address_mems[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_SPRAM256KA ADDRESS[0]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[0] ADDRESS[1]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[1] ADDRESS[2]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[2] ADDRESS[3]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[3] ADDRESS[4]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[4] ADDRESS[5]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[5] ADDRESS[6]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[6] ADDRESS[7]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[7] ADDRESS[8]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[8] ADDRESS[9]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[9] ADDRESS[10]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[10] ADDRESS[11]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[11] ADDRESS[12]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[12] ADDRESS[13]=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[13] CHIPSELECT=servant.inst_servant_estu.inst_estu.INT_MEM2_CHIPSELECT CLOCK=servant.clkgen.o_clk DATAIN[0]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[0] DATAIN[1]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[1] DATAIN[2]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[2] DATAIN[3]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[3] DATAIN[4]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[4] DATAIN[5]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[5] DATAIN[6]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[6] DATAIN[7]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[7] DATAIN[8]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[8] DATAIN[9]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[9] DATAIN[10]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[10] DATAIN[11]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[11] DATAIN[12]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[12] DATAIN[13]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[13] DATAIN[14]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[14] DATAIN[15]=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[15] DATAOUT[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[0] DATAOUT[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[1] DATAOUT[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[2] DATAOUT[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[3] DATAOUT[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[4] DATAOUT[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[5] DATAOUT[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[6] DATAOUT[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[7] DATAOUT[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[8] DATAOUT[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[9] DATAOUT[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[10] DATAOUT[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[11] DATAOUT[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[12] DATAOUT[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[13] DATAOUT[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[14] DATAOUT[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[15] MASKWREN[0]=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] MASKWREN[1]=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] MASKWREN[2]=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] MASKWREN[3]=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] POWEROFF=$true SLEEP=$false STANDBY=$false WREN=servant.inst_servant_estu.inst_estu.INT_MEM2_WREN
.attr hdlname "servant inst_servant_estu inst_estu INT_MEM2"
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:479.19-490.6|rtl/servant/servant.v:446.14-464.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[42] I2=servant.inst_servant_estu.inst_estu.instruction_out_full[46] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_CHIPSELECT
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I1=servant.inst_servant_estu.mm_external_wren[1] I2=servant.inst_servant_spi.mm_mem_address[0] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.INT_MEM2_WREN
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110001000100010
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data I3=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[0] I2=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[1] I3=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[2] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[122] I1=servant.inst_servant_estu.inst_estu.instruction_out_full[121] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[8] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[7] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010010100100001
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[119] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[5] I3=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[120] I1=servant.inst_servant_estu.inst_estu.instruction_out_full[118] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[6] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[4] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[116] I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[2] I2=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[123] I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[9] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[1] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[0] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[117] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[3] I3=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[123] I1=servant.inst_servant_estu.inst_estu.instruction_out_full[121] I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[9] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[7] O=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110101
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.clr R=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D[1] O=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] I3=servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[2] O=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.clr I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[2] Q=servant.inst_servant_estu.inst_estu.clr_pc R=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[9] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[8] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[8] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[7]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[7] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[7] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[6]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_3_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[6] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[6] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[5]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_4_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[5] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[5] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[4]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_5_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[4] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[4] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_6_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[3] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[3] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_7_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[2] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[2] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[0] CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_8_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[1] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[1] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[0] O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_9_D E=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_I3_O Q=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[0] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:507.5-514.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[0] O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[9] I3=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[8]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:512.36-512.59|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[9] I2=servant.inst_servant_spi.data_in_intmems[9] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[5] I2=servant.inst_servant_spi.data_in_intmems[5] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[0] I2=servant.inst_servant_spi.data_in_intmems[0] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[4] I2=servant.inst_servant_spi.data_in_intmems[4] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[3] I2=servant.inst_servant_spi.data_in_intmems[3] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[1] I2=servant.inst_servant_spi.data_in_intmems[1] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[15] I2=servant.inst_servant_spi.data_in_intmems[15] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[14] I2=servant.inst_servant_spi.data_in_intmems[14] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[13] I2=servant.inst_servant_spi.data_in_intmems[13] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[12] I2=servant.inst_servant_spi.data_in_intmems[12] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem1[10] I2=servant.inst_servant_spi.data_in_intmems[10] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[8] I2=servant.inst_servant_estu.inst_estu.data_in_intmem1[8] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[7] I2=servant.inst_servant_estu.inst_estu.data_in_intmem1[7] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[6] I2=servant.inst_servant_estu.inst_estu.data_in_intmem1[6] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[2] I2=servant.inst_servant_estu.inst_estu.data_in_intmem1[2] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[11] I2=servant.inst_servant_estu.inst_estu.data_in_intmem1[11] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_DATAIN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[9] I2=servant.inst_servant_spi.data_in_intmems[9] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[5] I2=servant.inst_servant_spi.data_in_intmems[5] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[3] I2=servant.inst_servant_spi.data_in_intmems[3] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[1] I2=servant.inst_servant_spi.data_in_intmems[1] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[15] I2=servant.inst_servant_spi.data_in_intmems[15] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[13] I2=servant.inst_servant_spi.data_in_intmems[13] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_intmem2[0] I2=servant.inst_servant_spi.data_in_intmems[0] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[8] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[8] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[7] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[7] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[6] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[6] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[4] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[4] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[2] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[2] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[14] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[14] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[12] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[12] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[11] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[11] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[10] I2=servant.inst_servant_estu.inst_estu.data_in_intmem2[10] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_DATAIN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_sm1[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.data_in_sm1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[3] I2=servant.inst_servant_estu.inst_estu.data_in_sm1[3] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[0] I2=servant.inst_servant_estu.inst_estu.data_in_sm1[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[15] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[14] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[5] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[4] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[3] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[2] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[1] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[0] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[13] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[12] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[11] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[10] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[9] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[8] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[7] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem1_stage1[6] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem1[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:416.5-421.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[15] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[14] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[5] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[4] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[3] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[2] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[1] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[0] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[13] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[12] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[11] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[10] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[9] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[8] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[7] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.data_out_int_mem2_stage1[6] Q=servant.inst_servant_estu.inst_estu.data_out_int_mem2[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:425.2-430.5|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.subckt $paramod$b4c073e086fff4e4c5e5a71bf5a6cca8d88cc807\datapath acc_clear_and_go=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data block_rd_cnt_lif=servant.inst_servant_estu.inst_estu.block_rd_cnt_lif clk=servant.clkgen.o_clk clr=servant.inst_servant_estu.inst_estu.datapath_inst_clr ctrl_sig[0]=servant.inst_servant_estu.inst_estu.en_pipe[0] ctrl_sig[1]=servant.inst_servant_estu.inst_estu.en_pipe[1] ctrl_sig[2]=servant.inst_servant_estu.inst_estu.en_pipe[2] ctrl_sig[3]=servant.inst_servant_estu.inst_estu.en_pipe[3] ctrl_sig[4]=servant.inst_servant_estu.inst_estu.en_pipe[4] ctrl_sig[5]=servant.inst_servant_estu.inst_estu.en_pipe[5] ctrl_sig[6]=servant.inst_servant_estu.inst_estu.en_pipe[6] ctrl_sig[7]=servant.inst_servant_estu.inst_estu.en_pipe[7] ctrl_sig[8]=servant.inst_servant_estu.inst_estu.en_pipe[8] data_int1[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[0] data_int1[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[1] data_int1[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[2] data_int1[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[3] data_int1[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[4] data_int1[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[5] data_int1[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[6] data_int1[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[7] data_int1[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[8] data_int1[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[9] data_int1[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[10] data_int1[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[11] data_int1[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[12] data_int1[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[13] data_int1[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[14] data_int1[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[15] data_int2[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[0] data_int2[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[1] data_int2[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[2] data_int2[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[3] data_int2[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[4] data_int2[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[5] data_int2[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[6] data_int2[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[7] data_int2[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[8] data_int2[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[9] data_int2[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[10] data_int2[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[11] data_int2[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[12] data_int2[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[13] data_int2[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[14] data_int2[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[15] data_int_out[0]=servant.inst_servant_estu.inst_estu.data_int_out[0] data_int_out[1]=servant.inst_servant_estu.inst_estu.data_int_out[1] data_int_out[2]=servant.inst_servant_estu.inst_estu.data_int_out[2] data_int_out[3]=servant.inst_servant_estu.inst_estu.data_int_out[3] data_int_out[4]=servant.inst_servant_estu.inst_estu.data_int_out[4] data_int_out[5]=servant.inst_servant_estu.inst_estu.data_int_out[5] data_int_out[6]=servant.inst_servant_estu.inst_estu.data_int_out[6] data_int_out[7]=servant.inst_servant_estu.inst_estu.data_int_out[7] data_int_out_sums[0]=servant.inst_servant_estu.inst_estu.data_int_out_sums[0] data_int_out_sums[1]=servant.inst_servant_estu.inst_estu.data_int_out_sums[1] data_int_out_sums[2]=servant.inst_servant_estu.inst_estu.data_int_out_sums[2] data_int_out_sums[3]=servant.inst_servant_estu.inst_estu.data_int_out_sums[3] data_int_out_sums[4]=servant.inst_servant_estu.inst_estu.data_int_out_sums[4] data_int_out_sums[5]=servant.inst_servant_estu.inst_estu.data_int_out_sums[5] data_int_out_sums[6]=servant.inst_servant_estu.inst_estu.data_int_out_sums[6] data_int_out_sums[7]=servant.inst_servant_estu.inst_estu.data_int_out_sums[7] data_int_out_sums[8]=servant.inst_servant_estu.inst_estu.data_int_out_sums[8] data_int_out_sums[9]=servant.inst_servant_estu.inst_estu.data_int_out_sums[9] data_int_out_sums[10]=servant.inst_servant_estu.inst_estu.data_int_out_sums[10] data_int_out_sums[11]=servant.inst_servant_estu.inst_estu.data_int_out_sums[11] data_int_out_sums[12]=servant.inst_servant_estu.inst_estu.data_int_out_sums[12] data_int_out_sums[13]=servant.inst_servant_estu.inst_estu.data_int_out_sums[13] data_int_out_sums[14]=servant.inst_servant_estu.inst_estu.data_int_out_sums[14] data_int_out_sums[15]=servant.inst_servant_estu.inst_estu.data_int_out_sums[15] empty=servant.inst_servant_estu.inst_estu.datapath_inst_empty en=servant.inst_servant_estu.inst_estu.en_datapath last_layer=servant.inst_servant_estu.inst_estu.last_instr mode[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[132] mode[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[133] mode[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[134] mode[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[135] mode[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[136] r_en_mems[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[43] r_en_mems[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[44] r_en_mems[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[45] r_en_mems[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[46] rst=servant.cpu.cpu.ctrl.i_rst spike_p_out[0]=servant.inst_servant_estu.inst_estu.spike_p_out[0] spike_p_out[1]=servant.inst_servant_estu.inst_estu.spike_p_out[1] spike_s_out=servant.inst_servant_estu.inst_estu.spike_s_out spikes_in16_1[0]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[0] spikes_in16_1[1]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[1] spikes_in16_1[2]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[2] spikes_in16_1[3]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[3] spikes_in16_1[4]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[4] spikes_in16_1[5]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[5] spikes_in16_1[6]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[6] spikes_in16_1[7]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[7] spikes_in16_1[8]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[8] spikes_in16_1[9]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[9] spikes_in16_1[10]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[10] spikes_in16_1[11]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[11] spikes_in16_1[12]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[12] spikes_in16_1[13]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[13] spikes_in16_1[14]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[14] spikes_in16_1[15]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[15] spikes_in16_2[0]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[0] spikes_in16_2[1]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[1] spikes_in16_2[2]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[2] spikes_in16_2[3]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[3] spikes_in16_2[4]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[4] spikes_in16_2[5]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[5] spikes_in16_2[6]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[6] spikes_in16_2[7]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[7] spikes_in16_2[8]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[8] spikes_in16_2[9]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[9] spikes_in16_2[10]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[10] spikes_in16_2[11]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[11] spikes_in16_2[12]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[12] spikes_in16_2[13]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[13] spikes_in16_2[14]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[14] spikes_in16_2[15]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[15] spikes_in_1[0]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[0] spikes_in_1[1]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[1] spikes_in_1[2]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[2] spikes_in_1[3]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[3] spikes_in_2[0]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[0] spikes_in_2[1]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[1] spikes_in_2[2]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[2] spikes_in_2[3]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[3] threshold[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[5] threshold[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[6] threshold[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[7] threshold[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[8] threshold[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[9] threshold[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[10] threshold[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[11] threshold[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[12] threshold[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[13] threshold[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[14] threshold[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[15] threshold[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[16] threshold[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[17] threshold[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[18] threshold[14]=servant.inst_servant_estu.inst_estu.instruction_out_full[19] threshold[15]=servant.inst_servant_estu.inst_estu.instruction_out_full[20] threshold[16]=servant.inst_servant_estu.inst_estu.instruction_out_full[21] threshold[17]=servant.inst_servant_estu.inst_estu.instruction_out_full[22] threshold[18]=servant.inst_servant_estu.inst_estu.instruction_out_full[23] threshold[19]=servant.inst_servant_estu.inst_estu.instruction_out_full[24] use_stack=servant.inst_servant_estu.inst_estu.instruction_out_full[87] use_v=servant.inst_servant_estu.inst_estu.instruction_out_full[137] v_gen_id=servant.inst_servant_estu.inst_estu.instruction_out_full[138] valid_datapath=servant.inst_servant_estu.inst_estu.valid_datapath valid_inference=servant.inst_servant_estu.inst_estu.end_inference valid_int_neuron=servant.inst_servant_estu.inst_estu.valid_int_neuron valid_op_mmu=servant.inst_servant_estu.inst_estu.valid_op_mmu voltage_decay[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[25] voltage_decay[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[26] voltage_decay[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[27] voltage_decay[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[28] voltage_decay[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[29] voltage_decay[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[30] voltage_decay[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[31] voltage_decay[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[32] voltage_decay[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[33] voltage_decay[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[34] voltage_decay[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[35] voltage_decay[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[36] voltage_decay[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[37] voltage_decay[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[38]
.attr hdlname "servant inst_servant_estu inst_estu datapath_inst"
.attr keep_hierarchy 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:634.7-666.6|rtl/servant/servant.v:446.14-464.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.clr I3=servant.inst_servant_estu.inst_estu.valid_instr O=servant.inst_servant_estu.inst_estu.datapath_inst_clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[2] Q=servant.inst_servant_estu.inst_estu.en R=servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_D[1] O=servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.en_toggle I1=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[2] I2=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[2] I3=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[3] O=servant.inst_servant_estu.inst_estu.en_datapath
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[136] I2=servant.inst_servant_estu.inst_estu.instruction_out_full[134] I3=servant.inst_servant_estu.inst_estu.en O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[87] I1=servant.inst_servant_estu.inst_estu.en_pipe[1] I2=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[136] I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.instruction_out_full[87] I3=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.instruction_out_full[135] I3=servant.inst_servant_estu.inst_estu.matmul_ss_id O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[7] Q=servant.inst_servant_estu.inst_estu.en_pipe[8] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[6] Q=servant.inst_servant_estu.inst_estu.en_pipe[7] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[5] Q=servant.inst_servant_estu.inst_estu.en_pipe[6] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[4] Q=servant.inst_servant_estu.inst_estu.en_pipe[5] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[3] Q=servant.inst_servant_estu.inst_estu.en_pipe[4] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[2] Q=servant.inst_servant_estu.inst_estu.en_pipe[3] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[1] Q=servant.inst_servant_estu.inst_estu.en_pipe[2] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_pipe[0] Q=servant.inst_servant_estu.inst_estu.en_pipe[1] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en Q=servant.inst_servant_estu.inst_estu.en_pipe[0] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:245.5-255.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.en_toggle2 I3=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[2] O=servant.inst_servant_estu.inst_estu.en_rd_addr_gen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_toggle2_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.en_toggle2_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.en_toggle2 R=servant.inst_servant_estu.inst_estu.valid_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:271.5-282.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.valid_instr I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.en_toggle2_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.en_toggle2 O=servant.inst_servant_estu.inst_estu.en_toggle2_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.en_toggle_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.en_toggle_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.en_toggle R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:271.5-282.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.valid_instr I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.en_toggle_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.valid_instr I3=servant.inst_servant_estu.inst_estu.en_toggle O=servant.inst_servant_estu.inst_estu.en_toggle_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[136] I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.en_pipe[1] I3=servant.inst_servant_estu.inst_estu.en_toggle O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100010001000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:48.32-48.50|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:48.32-48.50|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_3_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:48.32-48.50|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:48.32-48.50|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_1_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110001010010
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_2_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001101011110
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001110101101
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.en_d
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:129.3-134.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.neg_spike R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.neg_spike I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike R=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[4] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000100000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[6] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I1=$false
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[5] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] I1=$false
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[4] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.16-115.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[0]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:104.3-126.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[1] I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] I1=$false
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:115.29-115.45|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[3] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.r_channel_cnt[0] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:40.5-51.14|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[3] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] RADDR[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] RADDR[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid RDATA[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[3] RDATA[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[1] RDATA[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[3] RDATA[3]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[3] RDATA[4]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[3] RDATA[5]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[5] RDATA[6]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[3] RDATA[7]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[7] RDATA[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[3] RDATA[9]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[9] RDATA[10]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[3] RDATA[11]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[11] RDATA[12]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[3] RDATA[13]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[13] RDATA[14]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[3] RDATA[15]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[15] RE=$true WADDR[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[3] WADDR[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[1] WADDR[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[2] WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[1] WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE WDATA[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_7 WDATA[1]=$false WDATA[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_3 WDATA[3]=$false WDATA[4]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_5 WDATA[5]=$false WDATA[6]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_1 WDATA[7]=$false WDATA[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_6 WDATA[9]=$false WDATA[10]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_2 WDATA[11]=$false WDATA[12]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_4 WDATA[13]=$false WDATA[14]=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_4 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_2 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFE C=servant.clkgen.o_clk D=$true E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_6 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010010100101
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_1 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_5 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_3 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_7 E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[2] I3=$true O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[1] I2=$true I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] I2=$true I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] I2=$true I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I2=$true I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.24-110.40|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[2] I3=$true O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:110.11-110.41|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[6] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[5] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[0] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[3] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110101
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[6] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[5] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[4] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[3] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[0] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[7] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_1_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_2_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_3_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_4_D[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_4_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_5_D[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_5_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_6_D[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_6_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_7_D[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:101.3-101.46|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_7_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[3] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.en_d Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/top/delta_modulator_multichannel.v:129.3-134.6|rtl/estu/top/encoding_slot_emg.v:45.2-45.128|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.cnt_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.cnt R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:18.5-22.31|rtl/estu/top/encoding_slot_emg.v:50.14-50.117|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.cnt O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.cnt O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/top/encoding_slot_emg.v:50.14-50.117|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/top/encoding_slot_emg.v:50.14-50.117|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:11.5-15.30|rtl/estu/top/encoding_slot_emg.v:50.14-50.117|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid I3=servant.inst_servant_estu.mm_encoding_bypass O=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:18.5-22.31|rtl/estu/top/encoding_slot_emg.v:51.14-51.108|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/top/encoding_slot_emg.v:51.14-51.108|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/top/encoding_slot_emg.v:51.14-51.108|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.valid_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.valid R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:129.2-138.4|rtl/estu/datapath/s2p.v:11.5-15.30|rtl/estu/top/encoding_slot_emg.v:51.14-51.108|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.valid I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_RAM40_4K MASK[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[3]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[4]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[5]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[6]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[7]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[9]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[10]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[11]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[12]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[13]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[14]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] MASK[15]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] RADDR[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[2] RADDR[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] RADDR[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[3] RDATA[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[3] RDATA[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[3] RDATA[3]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[3] RDATA[4]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[3] RDATA[5]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[3] RDATA[6]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[3] RDATA[7]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[3] RDATA[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[3] RDATA[9]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[3] RDATA[10]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[3] RDATA[11]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[3] RDATA[12]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[3] RDATA[13]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[3] RDATA[14]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[3] RDATA[15]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[3] RE=$true WADDR[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[0] WADDR[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] WADDR[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE WDATA[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_15 WDATA[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_7 WDATA[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_11 WDATA[3]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_3 WDATA[4]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_13 WDATA[5]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_5 WDATA[6]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_9 WDATA[7]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_1 WDATA[8]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_14 WDATA[9]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_6 WDATA[10]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_10 WDATA[11]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_2 WDATA[12]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_12 WDATA[13]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_4 WDATA[14]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_8 WDATA[15]=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_5 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_13 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_3 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_11 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_7 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_15 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_8 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_DFF_Q_1_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_4 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_12 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[3] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_2 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_10 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_6 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_14 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_1 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_9 Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[1] Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[0] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_10_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[5] I2=servant.inst_servant_estu.mm_sample_mem_dat[5] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_10_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_11_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[4] I2=servant.inst_servant_estu.mm_sample_mem_dat[4] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_11_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_12_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[3] I2=servant.inst_servant_estu.mm_sample_mem_dat[3] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_12_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_13_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[2] I2=servant.inst_servant_estu.mm_sample_mem_dat[2] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_13_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_14_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[1] I2=servant.inst_servant_estu.mm_sample_mem_dat[1] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_14_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_15_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[0] I2=servant.inst_servant_estu.mm_sample_mem_dat[0] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_15_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_1_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[14] I2=servant.inst_servant_estu.mm_sample_mem_dat[14] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_2_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[13] I2=servant.inst_servant_estu.mm_sample_mem_dat[13] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_3_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[12] I2=servant.inst_servant_estu.mm_sample_mem_dat[12] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_4_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[11] I2=servant.inst_servant_estu.mm_sample_mem_dat[11] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_4_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_5_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[10] I2=servant.inst_servant_estu.mm_sample_mem_dat[10] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_5_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_6_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[9] I2=servant.inst_servant_estu.mm_sample_mem_dat[9] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_6_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_7_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[8] I2=servant.inst_servant_estu.mm_sample_mem_dat[8] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_7_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_8_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[7] I2=servant.inst_servant_estu.mm_sample_mem_dat[7] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_8_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_9_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[6] I2=servant.inst_servant_estu.mm_sample_mem_dat[6] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_9_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.data_in_intmems[15] I2=servant.inst_servant_estu.mm_sample_mem_dat[15] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WDATA_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:97.2-109.20|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:97.2-109.20|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:102.17-102.31|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:97.2-109.20|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:102.17-102.31|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[0] CO=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:102.17-102.31|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111010101
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:111.2-117.25|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_DFF_Q_D[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:54.9-59.12|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:64.1-78.3|rtl/estu/top/input_buffer.v:119.2-123.23|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:160.3-172.8|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_1_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:160.3-172.8|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] I2=servant.inst_servant_estu.mm_encoding_bypass I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_5_D[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_2_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:160.3-172.8|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] I2=servant.inst_servant_estu.mm_encoding_bypass I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_6_D[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_3_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:160.3-172.8|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] I2=servant.inst_servant_estu.mm_encoding_bypass I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_7_D[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] I2=servant.inst_servant_estu.mm_encoding_bypass I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_4_D[2] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/encoding_slot.v:160.3-172.8|rtl/estu/top/estu.v:744.1-761.6|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[0] I3=servant.inst_servant_estu.inst_estu.input_adr[0] O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.wr_addr_sm1[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I3=servant.inst_servant_estu.inst_estu.input_adr[1] O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.wr_addr_sm1[3] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I3=servant.inst_servant_estu.inst_estu.input_adr[3] O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.wr_addr_sm1[2] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I3=servant.inst_servant_estu.inst_estu.input_adr[2] O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[4] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[5] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[7] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[8] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[9] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[10] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[11] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_addr_sm1[6] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.timestep[2] I1=servant.inst_servant_estu.inst_estu.o_valid_last_layer I2=servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[2] I3=servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[3] O=servant.inst_servant_estu.inst_estu.end_inference
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.timestep[7] I2=servant.inst_servant_estu.inst_estu.timestep[6] I3=servant.inst_servant_estu.inst_estu.timestep[3] O=servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.timestep[5] I1=servant.inst_servant_estu.inst_estu.timestep[4] I2=servant.inst_servant_estu.inst_estu.timestep[1] I3=servant.inst_servant_estu.inst_estu.timestep[0] O=servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[2] Q=servant.inst_servant_estu.inst_estu.fetch_instr R=servant.inst_servant_estu.inst_estu.fetch_instr_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] O=servant.inst_servant_estu.inst_estu.fetch_instr_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.first_timestep_SB_LUT4_O_I2[0] I3=servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[3] O=servant.inst_servant_estu.inst_estu.first_timestep
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.timestep[7] I1=servant.inst_servant_estu.inst_estu.timestep[6] I2=servant.inst_servant_estu.inst_estu.timestep[3] I3=servant.inst_servant_estu.inst_estu.timestep[2] O=servant.inst_servant_estu.inst_estu.first_timestep_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.dout_port4_sm1[3] I2=servant.inst_servant_estu.inst_estu.dout_port4_sm2[3] I3=servant.inst_servant_estu.inst_estu.instruction_out_full[43] O=servant.inst_servant_estu.inst_estu.group_in_spikes[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.dout_port4_sm1[2] I2=servant.inst_servant_estu.inst_estu.dout_port4_sm2[2] I3=servant.inst_servant_estu.inst_estu.instruction_out_full[43] O=servant.inst_servant_estu.inst_estu.group_in_spikes[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.dout_port4_sm1[1] I2=servant.inst_servant_estu.inst_estu.dout_port4_sm2[1] I3=servant.inst_servant_estu.inst_estu.instruction_out_full[43] O=servant.inst_servant_estu.inst_estu.group_in_spikes[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[43] I2=servant.inst_servant_estu.inst_estu.dout_port4_sm2[0] I3=servant.inst_servant_estu.inst_estu.dout_port4_sm1[0] O=servant.inst_servant_estu.inst_estu.group_in_spikes[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] O=servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_D E=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.input_adr[3] R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:690.1-697.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.input_adr[2] R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:690.1-697.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.input_adr[2] I3=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:722.24-722.40|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.input_adr[0] CO=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.input_adr[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:722.24-722.40|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.input_adr[1] R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:690.1-697.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.input_adr[1] I3=servant.inst_servant_estu.inst_estu.input_adr[0] O=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:722.24-722.40|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_3_D E=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.inst_estu.input_adr[0] R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:690.1-697.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_estu.inst_estu.input_adr[0] O=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.input_adr[3] I3=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:722.24-722.40|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_estu.inst_estu.input_adr[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:722.24-722.40|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I3=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1] O=servant.inst_servant_estu.inst_estu.input_adr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=servant.inst_servant_estu.inst_estu.last_instr I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011000100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.instruction_out_full[137] I3=servant.inst_servant_estu.inst_estu.instruction_out_full[138] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[2] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[2] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[2] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[0] I1=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[1] I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[2] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[3] O=servant.inst_servant_estu.inst_estu.last_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.pc[6] I1=servant.inst_servant_estu.inst_estu.pc[5] I2=servant.inst_servant_estu.mm_num_instr[6] I3=servant.inst_servant_estu.mm_num_instr[5] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.pc[7] I1=servant.inst_servant_estu.inst_estu.pc[3] I2=servant.inst_servant_estu.mm_num_instr[7] I3=servant.inst_servant_estu.mm_num_instr[3] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.pc[1] I1=servant.inst_servant_estu.inst_estu.pc[0] I2=servant.inst_servant_estu.mm_num_instr[1] I3=servant.inst_servant_estu.mm_num_instr[0] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.pc[4] I1=servant.inst_servant_estu.inst_estu.pc[2] I2=servant.inst_servant_estu.mm_num_instr[4] I3=servant.inst_servant_estu.mm_num_instr[2] O=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D[1] Q=servant.inst_servant_estu.inst_estu.load_input_stack_entries1 R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:724.1-733.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin I2=servant.inst_servant_estu.inst_estu.input_adr[2] I3=servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.input_adr[3] I2=servant.inst_servant_estu.inst_estu.input_adr[1] I3=servant.inst_servant_estu.inst_estu.input_adr[0] O=servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.load_input_stack_entries1 Q=servant.inst_servant_estu.inst_estu.load_input_stack_entries2 R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:724.1-733.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.load_push_stack_SB_DFF_Q_D Q=servant.inst_servant_estu.inst_estu.load_push_stack
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[2] O=servant.inst_servant_estu.inst_estu.load_push_stack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.o_valid_last_layer I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.o_valid_last_layer Q=servant.inst_servant_estu.inst_estu.o_valid_last_layer_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:770.1-775.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.o_valid_last_layer I2=servant.inst_servant_estu.inst_estu.valid_op_mmu I3=servant.inst_servant_estu.inst_estu.o_valid_last_layer_d O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.empty_stack Q=servant.inst_servant_estu.inst_estu.pipe_empty[0] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:196.5-208.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_empty[0] Q=servant.inst_servant_estu.inst_estu.pipe_empty[1] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:196.5-208.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_empty[1] Q=servant.inst_servant_estu.inst_estu.pipe_empty[2] R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:196.5-208.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.instruction_out_full[87] I3=servant.inst_servant_estu.inst_estu.pipe_empty[2] O=servant.inst_servant_estu.inst_estu.datapath_inst_empty
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.valid_addr_stack_sig Q=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d0 R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:183.5-192.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d0 Q=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1 R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:183.5-192.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.en_pipe[4] I1=servant.inst_servant_estu.inst_estu.en_pipe[3] I2=servant.inst_servant_estu.inst_estu.en_pipe[2] I3=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1 O=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[137] I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.en_pipe[3] I3=servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100010101
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[5] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[6] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[4] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[5] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[3] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[4] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[2] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[3] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[1] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[2] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.pipe_valid_data[0] Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[1] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.valid_data_mmu Q=servant.inst_servant_estu.inst_estu.pipe_valid_data[0] R=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:285.5-295.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.clr_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.r_en_ext_stack R=servant.inst_servant_estu.inst_estu.r_en_ext_stack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] O=servant.inst_servant_estu.inst_estu.r_en_ext_stack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[0] I2=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[1] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_13_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[10] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_4_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[11] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_3_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[12] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_2_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[13] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_1_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[2] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_12_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[3] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_11_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[4] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_10_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_9_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[6] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_8_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[7] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_7_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[8] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_6_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[9] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_5_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM1_ADDRESS[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[0] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[1] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_13_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[10] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_4_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[11] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_3_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[12] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_2_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[13] I2=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[2] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_12_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[3] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_11_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[4] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_10_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_9_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[6] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_8_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[7] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_7_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[8] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_6_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[9] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_5_O[1] I3=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] O=servant.inst_servant_estu.inst_estu.INT_MEM2_ADDRESS[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[135] I2=servant.inst_servant_estu.inst_estu.en I3=servant.inst_servant_estu.inst_estu.valid_addr_stack_sig O=servant.inst_servant_estu.inst_estu.rd_en_sm
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.subckt $paramod$1068b6451000220e52e607e8f8bc2e059e672e4b\spike_mem clk=servant.clkgen.o_clk data_in[0]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[0] data_in[1]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[1] data_in[2]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[2] data_in[3]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_data_in[3] dout_port16[0]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[0] dout_port16[1]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[1] dout_port16[2]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[2] dout_port16[3]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[3] dout_port16[4]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[4] dout_port16[5]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[5] dout_port16[6]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[6] dout_port16[7]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[7] dout_port16[8]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[8] dout_port16[9]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[9] dout_port16[10]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[10] dout_port16[11]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[11] dout_port16[12]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[12] dout_port16[13]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[13] dout_port16[14]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[14] dout_port16[15]=servant.inst_servant_estu.inst_estu.dout_port16_sm1[15] dout_port4[0]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[0] dout_port4[1]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[1] dout_port4[2]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[2] dout_port4[3]=servant.inst_servant_estu.inst_estu.dout_port4_sm1[3] en_port_rd=servant.inst_servant_estu.inst_estu.instruction_out_full[43] en_port_wr=servant.inst_servant_estu.inst_estu.spike_mem1_inst_en_port_wr rd_addr[0]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[0] rd_addr[1]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[1] rd_addr[2]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[2] rd_addr[3]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[3] rd_addr[4]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[4] rd_addr[5]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[5] rd_addr[6]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[6] rd_addr[7]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[7] rd_addr[8]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[8] rd_addr[9]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[9] rd_addr[10]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[10] rd_addr[11]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[11] rd_en=servant.inst_servant_estu.inst_estu.rd_en_sm rst=servant.cpu.cpu.ctrl.i_rst wr_addr[0]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[0] wr_addr[1]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[1] wr_addr[2]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[2] wr_addr[3]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[3] wr_addr[4]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[4] wr_addr[5]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[5] wr_addr[6]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[6] wr_addr[7]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[7] wr_addr[8]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[8] wr_addr[9]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[9] wr_addr[10]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[10] wr_addr[11]=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_addr[11] wr_en_ext=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_en_ext
.attr hdlname "servant inst_servant_estu inst_estu spike_mem1_inst"
.attr keep_hierarchy 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:375.7-387.6|rtl/servant/servant.v:446.14-464.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.instruction_out_full[39] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_en_port_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.subckt $paramod$58dc2e0142406291d7d2f2eaf6f22d42d534acc4\spike_mem clk=servant.clkgen.o_clk data_in[0]=servant.inst_servant_estu.inst_estu.data_in_sm2[0] data_in[1]=servant.inst_servant_estu.inst_estu.data_in_sm2[1] data_in[2]=servant.inst_servant_estu.inst_estu.data_in_sm2[2] data_in[3]=servant.inst_servant_estu.inst_estu.data_in_sm2[3] dout_port16[0]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[0] dout_port16[1]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[1] dout_port16[2]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[2] dout_port16[3]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[3] dout_port16[4]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[4] dout_port16[5]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[5] dout_port16[6]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[6] dout_port16[7]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[7] dout_port16[8]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[8] dout_port16[9]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[9] dout_port16[10]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[10] dout_port16[11]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[11] dout_port16[12]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[12] dout_port16[13]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[13] dout_port16[14]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[14] dout_port16[15]=servant.inst_servant_estu.inst_estu.dout_port16_sm2[15] dout_port4[0]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[0] dout_port4[1]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[1] dout_port4[2]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[2] dout_port4[3]=servant.inst_servant_estu.inst_estu.dout_port4_sm2[3] en_port_rd=servant.inst_servant_estu.inst_estu.instruction_out_full[44] en_port_wr=servant.inst_servant_estu.inst_estu.instruction_out_full[40] rd_addr[0]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[0] rd_addr[1]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[1] rd_addr[2]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[2] rd_addr[3]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[3] rd_addr[4]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[4] rd_addr[5]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[5] rd_addr[6]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[6] rd_addr[7]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[7] rd_addr[8]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[8] rd_addr[9]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[9] rd_addr[10]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[10] rd_addr[11]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[11] rd_en=servant.inst_servant_estu.inst_estu.rd_en_sm rst=servant.cpu.cpu.ctrl.i_rst wr_addr[0]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[0] wr_addr[1]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[1] wr_addr[2]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[2] wr_addr[3]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[3] wr_addr[4]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[4] wr_addr[5]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[5] wr_addr[6]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[6] wr_addr[7]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[7] wr_addr[8]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[8] wr_addr[9]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[9] wr_addr[10]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[10] wr_addr[11]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[11] wr_en_ext=servant.inst_servant_estu.inst_estu.wr_en_sm2
.attr hdlname "servant inst_servant_estu inst_estu spike_mem2_inst"
.attr keep_hierarchy 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:399.7-411.6|rtl/servant/servant.v:446.14-464.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.start_inference Q=servant.inst_servant_estu.inst_estu.start_inf_d R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:710.1-719.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.start_inf_d Q=servant.inst_servant_estu.inst_estu.start_inf_dd R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:710.1-719.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.start_inf_dd I1=servant.clkgen.rst_reg[11] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.start_inf_dd I3=servant.clkgen.rst_reg[11] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.start_inference_SB_DFFSR_Q_D Q=servant.inst_servant_estu.inst_estu.start_inference R=servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:699.1-708.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[137] I2=servant.inst_servant_estu.inst_estu.valid_instr I3=servant.inst_servant_estu.inst_estu.stream_out_d O=servant.inst_servant_estu.inst_estu.stream_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.valid_instr Q=servant.inst_servant_estu.inst_estu.stream_out_d R=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:235.5-242.8|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_D[1] Q=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/fsm_estu.v:22.5-24.37|rtl/estu/top/estu.v:165.10-182.2|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D[1] Q=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/fsm_estu.v:22.5-24.37|rtl/estu/top/estu.v:165.10-182.2|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D[1] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D[1] Q=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/fsm_estu.v:22.5-24.37|rtl/estu/top/estu.v:165.10-182.2|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D[1] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010100
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111011
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.start_inf_dd I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[2] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.valid_instr I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.valid_instr I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[2] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[2] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D[1] Q=servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/fsm_estu.v:22.5-24.37|rtl/estu/top/estu.v:165.10-182.2|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D[1] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111101111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O[0] I3=servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O[1] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[137] I2=servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[1] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1[0] I2=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[134] I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.en_pipe[3] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[134] I2=servant.inst_servant_estu.inst_estu.matmul_ss_id I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.instruction_out_full[87] I2=servant.inst_servant_estu.inst_estu.pipe_valid_data[6] I3=servant.inst_servant_estu.inst_estu.pipe_valid_data[5] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[134] I1=servant.inst_servant_estu.inst_estu.en I2=servant.inst_servant_estu.inst_estu.matmul_ss_id I3=servant.inst_servant_estu.inst_estu.en_pipe[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.matmul_ss_id I2=servant.inst_servant_estu.inst_estu.pipe_valid_data[3] I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.subckt $paramod$65d807bf5485b3100b0c7edda995a78790bf0dd3\instr_mem clk=servant.clkgen.o_clk clr=servant.inst_servant_estu.inst_estu.clr clr_pc=servant.inst_servant_estu.inst_estu.clr_pc en_pc=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op fetch_instr=servant.inst_servant_estu.inst_estu.fetch_instr instruction_out_full[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[0] instruction_out_full[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[1] instruction_out_full[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[2] instruction_out_full[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[3] instruction_out_full[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[4] instruction_out_full[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[5] instruction_out_full[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[6] instruction_out_full[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[7] instruction_out_full[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[8] instruction_out_full[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[9] instruction_out_full[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[10] instruction_out_full[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[11] instruction_out_full[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[12] instruction_out_full[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[13] instruction_out_full[14]=servant.inst_servant_estu.inst_estu.instruction_out_full[14] instruction_out_full[15]=servant.inst_servant_estu.inst_estu.instruction_out_full[15] instruction_out_full[16]=servant.inst_servant_estu.inst_estu.instruction_out_full[16] instruction_out_full[17]=servant.inst_servant_estu.inst_estu.instruction_out_full[17] instruction_out_full[18]=servant.inst_servant_estu.inst_estu.instruction_out_full[18] instruction_out_full[19]=servant.inst_servant_estu.inst_estu.instruction_out_full[19] instruction_out_full[20]=servant.inst_servant_estu.inst_estu.instruction_out_full[20] instruction_out_full[21]=servant.inst_servant_estu.inst_estu.instruction_out_full[21] instruction_out_full[22]=servant.inst_servant_estu.inst_estu.instruction_out_full[22] instruction_out_full[23]=servant.inst_servant_estu.inst_estu.instruction_out_full[23] instruction_out_full[24]=servant.inst_servant_estu.inst_estu.instruction_out_full[24] instruction_out_full[25]=servant.inst_servant_estu.inst_estu.instruction_out_full[25] instruction_out_full[26]=servant.inst_servant_estu.inst_estu.instruction_out_full[26] instruction_out_full[27]=servant.inst_servant_estu.inst_estu.instruction_out_full[27] instruction_out_full[28]=servant.inst_servant_estu.inst_estu.instruction_out_full[28] instruction_out_full[29]=servant.inst_servant_estu.inst_estu.instruction_out_full[29] instruction_out_full[30]=servant.inst_servant_estu.inst_estu.instruction_out_full[30] instruction_out_full[31]=servant.inst_servant_estu.inst_estu.instruction_out_full[31] instruction_out_full[32]=servant.inst_servant_estu.inst_estu.instruction_out_full[32] instruction_out_full[33]=servant.inst_servant_estu.inst_estu.instruction_out_full[33] instruction_out_full[34]=servant.inst_servant_estu.inst_estu.instruction_out_full[34] instruction_out_full[35]=servant.inst_servant_estu.inst_estu.instruction_out_full[35] instruction_out_full[36]=servant.inst_servant_estu.inst_estu.instruction_out_full[36] instruction_out_full[37]=servant.inst_servant_estu.inst_estu.instruction_out_full[37] instruction_out_full[38]=servant.inst_servant_estu.inst_estu.instruction_out_full[38] instruction_out_full[39]=servant.inst_servant_estu.inst_estu.instruction_out_full[39] instruction_out_full[40]=servant.inst_servant_estu.inst_estu.instruction_out_full[40] instruction_out_full[41]=servant.inst_servant_estu.inst_estu.instruction_out_full[41] instruction_out_full[42]=servant.inst_servant_estu.inst_estu.instruction_out_full[42] instruction_out_full[43]=servant.inst_servant_estu.inst_estu.instruction_out_full[43] instruction_out_full[44]=servant.inst_servant_estu.inst_estu.instruction_out_full[44] instruction_out_full[45]=servant.inst_servant_estu.inst_estu.instruction_out_full[45] instruction_out_full[46]=servant.inst_servant_estu.inst_estu.instruction_out_full[46] instruction_out_full[47]=servant.inst_servant_estu.inst_estu.instruction_out_full[47] instruction_out_full[48]=servant.inst_servant_estu.inst_estu.instruction_out_full[48] instruction_out_full[49]=servant.inst_servant_estu.inst_estu.instruction_out_full[49] instruction_out_full[50]=servant.inst_servant_estu.inst_estu.instruction_out_full[50] instruction_out_full[51]=servant.inst_servant_estu.inst_estu.instruction_out_full[51] instruction_out_full[52]=servant.inst_servant_estu.inst_estu.instruction_out_full[52] instruction_out_full[53]=servant.inst_servant_estu.inst_estu.instruction_out_full[53] instruction_out_full[54]=servant.inst_servant_estu.inst_estu.instruction_out_full[54] instruction_out_full[55]=servant.inst_servant_estu.inst_estu.instruction_out_full[55] instruction_out_full[56]=servant.inst_servant_estu.inst_estu.instruction_out_full[56] instruction_out_full[57]=servant.inst_servant_estu.inst_estu.instruction_out_full[57] instruction_out_full[58]=servant.inst_servant_estu.inst_estu.instruction_out_full[58] instruction_out_full[59]=servant.inst_servant_estu.inst_estu.instruction_out_full[59] instruction_out_full[60]=servant.inst_servant_estu.inst_estu.instruction_out_full[60] instruction_out_full[61]=servant.inst_servant_estu.inst_estu.instruction_out_full[61] instruction_out_full[62]=servant.inst_servant_estu.inst_estu.instruction_out_full[62] instruction_out_full[63]=servant.inst_servant_estu.inst_estu.instruction_out_full[63] instruction_out_full[64]=servant.inst_servant_estu.inst_estu.instruction_out_full[64] instruction_out_full[65]=servant.inst_servant_estu.inst_estu.instruction_out_full[65] instruction_out_full[66]=servant.inst_servant_estu.inst_estu.instruction_out_full[66] instruction_out_full[67]=servant.inst_servant_estu.inst_estu.instruction_out_full[67] instruction_out_full[68]=servant.inst_servant_estu.inst_estu.instruction_out_full[68] instruction_out_full[69]=servant.inst_servant_estu.inst_estu.instruction_out_full[69] instruction_out_full[70]=servant.inst_servant_estu.inst_estu.instruction_out_full[70] instruction_out_full[71]=servant.inst_servant_estu.inst_estu.instruction_out_full[71] instruction_out_full[72]=servant.inst_servant_estu.inst_estu.instruction_out_full[72] instruction_out_full[73]=servant.inst_servant_estu.inst_estu.instruction_out_full[73] instruction_out_full[74]=servant.inst_servant_estu.inst_estu.instruction_out_full[74] instruction_out_full[75]=servant.inst_servant_estu.inst_estu.instruction_out_full[75] instruction_out_full[76]=servant.inst_servant_estu.inst_estu.instruction_out_full[76] instruction_out_full[77]=servant.inst_servant_estu.inst_estu.instruction_out_full[77] instruction_out_full[78]=servant.inst_servant_estu.inst_estu.instruction_out_full[78] instruction_out_full[79]=servant.inst_servant_estu.inst_estu.instruction_out_full[79] instruction_out_full[80]=servant.inst_servant_estu.inst_estu.instruction_out_full[80] instruction_out_full[81]=servant.inst_servant_estu.inst_estu.instruction_out_full[81] instruction_out_full[82]=servant.inst_servant_estu.inst_estu.instruction_out_full[82] instruction_out_full[83]=servant.inst_servant_estu.inst_estu.instruction_out_full[83] instruction_out_full[84]=servant.inst_servant_estu.inst_estu.instruction_out_full[84] instruction_out_full[85]=servant.inst_servant_estu.inst_estu.instruction_out_full[85] instruction_out_full[86]=servant.inst_servant_estu.inst_estu.instruction_out_full[86] instruction_out_full[87]=servant.inst_servant_estu.inst_estu.instruction_out_full[87] instruction_out_full[88]=servant.inst_servant_estu.inst_estu.instruction_out_full[88] instruction_out_full[89]=servant.inst_servant_estu.inst_estu.instruction_out_full[89] instruction_out_full[90]=servant.inst_servant_estu.inst_estu.instruction_out_full[90] instruction_out_full[91]=servant.inst_servant_estu.inst_estu.instruction_out_full[91] instruction_out_full[92]=servant.inst_servant_estu.inst_estu.instruction_out_full[92] instruction_out_full[93]=servant.inst_servant_estu.inst_estu.instruction_out_full[93] instruction_out_full[94]=servant.inst_servant_estu.inst_estu.instruction_out_full[94] instruction_out_full[95]=servant.inst_servant_estu.inst_estu.instruction_out_full[95] instruction_out_full[96]=servant.inst_servant_estu.inst_estu.instruction_out_full[96] instruction_out_full[97]=servant.inst_servant_estu.inst_estu.instruction_out_full[97] instruction_out_full[98]=servant.inst_servant_estu.inst_estu.instruction_out_full[98] instruction_out_full[99]=servant.inst_servant_estu.inst_estu.instruction_out_full[99] instruction_out_full[100]=servant.inst_servant_estu.inst_estu.instruction_out_full[100] instruction_out_full[101]=servant.inst_servant_estu.inst_estu.instruction_out_full[101] instruction_out_full[102]=servant.inst_servant_estu.inst_estu.instruction_out_full[102] instruction_out_full[103]=servant.inst_servant_estu.inst_estu.instruction_out_full[103] instruction_out_full[104]=servant.inst_servant_estu.inst_estu.instruction_out_full[104] instruction_out_full[105]=servant.inst_servant_estu.inst_estu.instruction_out_full[105] instruction_out_full[106]=servant.inst_servant_estu.inst_estu.instruction_out_full[106] instruction_out_full[107]=servant.inst_servant_estu.inst_estu.instruction_out_full[107] instruction_out_full[108]=servant.inst_servant_estu.inst_estu.instruction_out_full[108] instruction_out_full[109]=servant.inst_servant_estu.inst_estu.instruction_out_full[109] instruction_out_full[110]=servant.inst_servant_estu.inst_estu.instruction_out_full[110] instruction_out_full[111]=servant.inst_servant_estu.inst_estu.instruction_out_full[111] instruction_out_full[112]=servant.inst_servant_estu.inst_estu.instruction_out_full[112] instruction_out_full[113]=servant.inst_servant_estu.inst_estu.instruction_out_full[113] instruction_out_full[114]=servant.inst_servant_estu.inst_estu.instruction_out_full[114] instruction_out_full[115]=servant.inst_servant_estu.inst_estu.instruction_out_full[115] instruction_out_full[116]=servant.inst_servant_estu.inst_estu.instruction_out_full[116] instruction_out_full[117]=servant.inst_servant_estu.inst_estu.instruction_out_full[117] instruction_out_full[118]=servant.inst_servant_estu.inst_estu.instruction_out_full[118] instruction_out_full[119]=servant.inst_servant_estu.inst_estu.instruction_out_full[119] instruction_out_full[120]=servant.inst_servant_estu.inst_estu.instruction_out_full[120] instruction_out_full[121]=servant.inst_servant_estu.inst_estu.instruction_out_full[121] instruction_out_full[122]=servant.inst_servant_estu.inst_estu.instruction_out_full[122] instruction_out_full[123]=servant.inst_servant_estu.inst_estu.instruction_out_full[123] instruction_out_full[124]=servant.inst_servant_estu.inst_estu.instruction_out_full[124] instruction_out_full[125]=servant.inst_servant_estu.inst_estu.instruction_out_full[125] instruction_out_full[126]=servant.inst_servant_estu.inst_estu.instruction_out_full[126] instruction_out_full[127]=servant.inst_servant_estu.inst_estu.instruction_out_full[127] instruction_out_full[128]=servant.inst_servant_estu.inst_estu.instruction_out_full[128] instruction_out_full[129]=servant.inst_servant_estu.inst_estu.instruction_out_full[129] instruction_out_full[130]=servant.inst_servant_estu.inst_estu.instruction_out_full[130] instruction_out_full[131]=servant.inst_servant_estu.inst_estu.instruction_out_full[131] instruction_out_full[132]=servant.inst_servant_estu.inst_estu.instruction_out_full[132] instruction_out_full[133]=servant.inst_servant_estu.inst_estu.instruction_out_full[133] instruction_out_full[134]=servant.inst_servant_estu.inst_estu.instruction_out_full[134] instruction_out_full[135]=servant.inst_servant_estu.inst_estu.instruction_out_full[135] instruction_out_full[136]=servant.inst_servant_estu.inst_estu.instruction_out_full[136] instruction_out_full[137]=servant.inst_servant_estu.inst_estu.instruction_out_full[137] instruction_out_full[138]=servant.inst_servant_estu.inst_estu.instruction_out_full[138] instruction_out_full[139]=servant.inst_servant_estu.inst_estu.instruction_out_full[139] instruction_out_full[140]=servant.inst_servant_estu.inst_estu.instruction_out_full[140] instruction_out_full[141]=servant.inst_servant_estu.inst_estu.instruction_out_full[141] instruction_out_full[142]=servant.inst_servant_estu.inst_estu.instruction_out_full[142] instruction_out_full[143]=servant.inst_servant_estu.inst_estu.instruction_out_full[143] instruction_out_full[144]=servant.inst_servant_estu.inst_estu.instruction_out_full[144] instruction_out_full[145]=servant.inst_servant_estu.inst_estu.instruction_out_full[145] instruction_out_full[146]=servant.inst_servant_estu.inst_estu.instruction_out_full[146] instruction_out_full[147]=servant.inst_servant_estu.inst_estu.instruction_out_full[147] instruction_out_full[148]=servant.inst_servant_estu.inst_estu.instruction_out_full[148] instruction_out_full[149]=servant.inst_servant_estu.inst_estu.instruction_out_full[149] instruction_out_full[150]=servant.inst_servant_estu.inst_estu.instruction_out_full[150] instruction_out_full[151]=servant.inst_servant_estu.inst_estu.instruction_out_full[151] instruction_out_full[152]=servant.inst_servant_estu.inst_estu.instruction_out_full[152] instruction_out_full[153]=servant.inst_servant_estu.inst_estu.instruction_out_full[153] instruction_out_full[154]=servant.inst_servant_estu.inst_estu.instruction_out_full[154] instruction_out_full[155]=servant.inst_servant_estu.inst_estu.instruction_out_full[155] instruction_out_full[156]=servant.inst_servant_estu.inst_estu.instruction_out_full[156] instruction_out_full[157]=servant.inst_servant_estu.inst_estu.instruction_out_full[157] instruction_out_full[158]=servant.inst_servant_estu.inst_estu.instruction_out_full[158] instruction_out_full[159]=servant.inst_servant_estu.inst_estu.instruction_out_full[159] instruction_out_full[160]=servant.inst_servant_estu.inst_estu.instruction_out_full[160] instruction_out_full[161]=servant.inst_servant_estu.inst_estu.instruction_out_full[161] instruction_out_full[162]=servant.inst_servant_estu.inst_estu.instruction_out_full[162] instruction_out_full[163]=servant.inst_servant_estu.inst_estu.instruction_out_full[163] instruction_out_full[164]=servant.inst_servant_estu.inst_estu.instruction_out_full[164] instruction_out_full[165]=servant.inst_servant_estu.inst_estu.instruction_out_full[165] instruction_out_full[166]=servant.inst_servant_estu.inst_estu.instruction_out_full[166] instruction_out_full[167]=servant.inst_servant_estu.inst_estu.instruction_out_full[167] instruction_out_full[168]=servant.inst_servant_estu.inst_estu.instruction_out_full[168] pc[0]=servant.inst_servant_estu.inst_estu.pc[0] pc[1]=servant.inst_servant_estu.inst_estu.pc[1] pc[2]=servant.inst_servant_estu.inst_estu.pc[2] pc[3]=servant.inst_servant_estu.inst_estu.pc[3] pc[4]=servant.inst_servant_estu.inst_estu.pc[4] pc[5]=servant.inst_servant_estu.inst_estu.pc[5] pc[6]=servant.inst_servant_estu.inst_estu.pc[6] pc[7]=servant.inst_servant_estu.inst_estu.pc[7] rst=servant.cpu.cpu.ctrl.i_rst valid_instr=servant.inst_servant_estu.inst_estu.valid_instr
.attr hdlname "servant inst_servant_estu inst_estu u_instr_mem"
.attr keep_hierarchy 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:325.5-335.4|rtl/servant/servant.v:446.14-464.4"
.subckt $paramod$87ac054b2af22bf8d0946e8bf7d2a04e66c8bdbb\mmu addr_offset_ext[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[80] addr_offset_ext[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[81] addr_offset_ext[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[82] addr_offset_ext[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[83] addr_offset_ext[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[84] addr_offset_ext[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[85] addr_offset_ext[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[86] clk=servant.clkgen.o_clk clr=servant.inst_servant_estu.inst_estu.clr clr_valid_ll_ext=servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext data_in_bram1[0]=servant.inst_servant_estu.inst_estu.data_in_sm1[0] data_in_bram1[1]=servant.inst_servant_estu.inst_estu.data_in_sm1[1] data_in_bram1[2]=servant.inst_servant_estu.inst_estu.data_in_sm1[2] data_in_bram1[3]=servant.inst_servant_estu.inst_estu.data_in_sm1[3] data_in_bram2[0]=servant.inst_servant_estu.inst_estu.data_in_sm2[0] data_in_bram2[1]=servant.inst_servant_estu.inst_estu.data_in_sm2[1] data_in_bram2[2]=servant.inst_servant_estu.inst_estu.data_in_sm2[2] data_in_bram2[3]=servant.inst_servant_estu.inst_estu.data_in_sm2[3] data_in_spram1[0]=servant.inst_servant_estu.inst_estu.data_in_intmem1[0] data_in_spram1[1]=servant.inst_servant_estu.inst_estu.data_in_intmem1[1] data_in_spram1[2]=servant.inst_servant_estu.inst_estu.data_in_intmem1[2] data_in_spram1[3]=servant.inst_servant_estu.inst_estu.data_in_intmem1[3] data_in_spram1[4]=servant.inst_servant_estu.inst_estu.data_in_intmem1[4] data_in_spram1[5]=servant.inst_servant_estu.inst_estu.data_in_intmem1[5] data_in_spram1[6]=servant.inst_servant_estu.inst_estu.data_in_intmem1[6] data_in_spram1[7]=servant.inst_servant_estu.inst_estu.data_in_intmem1[7] data_in_spram1[8]=servant.inst_servant_estu.inst_estu.data_in_intmem1[8] data_in_spram1[9]=servant.inst_servant_estu.inst_estu.data_in_intmem1[9] data_in_spram1[10]=servant.inst_servant_estu.inst_estu.data_in_intmem1[10] data_in_spram1[11]=servant.inst_servant_estu.inst_estu.data_in_intmem1[11] data_in_spram1[12]=servant.inst_servant_estu.inst_estu.data_in_intmem1[12] data_in_spram1[13]=servant.inst_servant_estu.inst_estu.data_in_intmem1[13] data_in_spram1[14]=servant.inst_servant_estu.inst_estu.data_in_intmem1[14] data_in_spram1[15]=servant.inst_servant_estu.inst_estu.data_in_intmem1[15] data_in_spram2[0]=servant.inst_servant_estu.inst_estu.data_in_intmem2[0] data_in_spram2[1]=servant.inst_servant_estu.inst_estu.data_in_intmem2[1] data_in_spram2[2]=servant.inst_servant_estu.inst_estu.data_in_intmem2[2] data_in_spram2[3]=servant.inst_servant_estu.inst_estu.data_in_intmem2[3] data_in_spram2[4]=servant.inst_servant_estu.inst_estu.data_in_intmem2[4] data_in_spram2[5]=servant.inst_servant_estu.inst_estu.data_in_intmem2[5] data_in_spram2[6]=servant.inst_servant_estu.inst_estu.data_in_intmem2[6] data_in_spram2[7]=servant.inst_servant_estu.inst_estu.data_in_intmem2[7] data_in_spram2[8]=servant.inst_servant_estu.inst_estu.data_in_intmem2[8] data_in_spram2[9]=servant.inst_servant_estu.inst_estu.data_in_intmem2[9] data_in_spram2[10]=servant.inst_servant_estu.inst_estu.data_in_intmem2[10] data_in_spram2[11]=servant.inst_servant_estu.inst_estu.data_in_intmem2[11] data_in_spram2[12]=servant.inst_servant_estu.inst_estu.data_in_intmem2[12] data_in_spram2[13]=servant.inst_servant_estu.inst_estu.data_in_intmem2[13] data_in_spram2[14]=servant.inst_servant_estu.inst_estu.data_in_intmem2[14] data_in_spram2[15]=servant.inst_servant_estu.inst_estu.data_in_intmem2[15] data_int[0]=servant.inst_servant_estu.inst_estu.data_int_out[0] data_int[1]=servant.inst_servant_estu.inst_estu.data_int_out[1] data_int[2]=servant.inst_servant_estu.inst_estu.data_int_out[2] data_int[3]=servant.inst_servant_estu.inst_estu.data_int_out[3] data_int[4]=servant.inst_servant_estu.inst_estu.data_int_out[4] data_int[5]=servant.inst_servant_estu.inst_estu.data_int_out[5] data_int[6]=servant.inst_servant_estu.inst_estu.data_int_out[6] data_int[7]=servant.inst_servant_estu.inst_estu.data_int_out[7] data_out_intmem1[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[0] data_out_intmem1[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[1] data_out_intmem1[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[2] data_out_intmem1[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[3] data_out_intmem1[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[4] data_out_intmem1[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[5] data_out_intmem1[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[6] data_out_intmem1[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[7] data_out_intmem1[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[8] data_out_intmem1[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[9] data_out_intmem1[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[10] data_out_intmem1[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[11] data_out_intmem1[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[12] data_out_intmem1[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[13] data_out_intmem1[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[14] data_out_intmem1[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem1[15] data_out_intmem2[0]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[0] data_out_intmem2[1]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[1] data_out_intmem2[2]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[2] data_out_intmem2[3]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[3] data_out_intmem2[4]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[4] data_out_intmem2[5]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[5] data_out_intmem2[6]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[6] data_out_intmem2[7]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[7] data_out_intmem2[8]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[8] data_out_intmem2[9]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[9] data_out_intmem2[10]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[10] data_out_intmem2[11]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[11] data_out_intmem2[12]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[12] data_out_intmem2[13]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[13] data_out_intmem2[14]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[14] data_out_intmem2[15]=servant.inst_servant_estu.inst_estu.data_out_int_mem2[15] empty=servant.inst_servant_estu.inst_estu.empty_stack en=servant.inst_servant_estu.inst_estu.en en_rd_addr_gen=servant.inst_servant_estu.inst_estu.en_rd_addr_gen en_wr_stack=servant.inst_servant_estu.inst_estu.instruction_out_full[3] end_inference=servant.inst_servant_estu.inst_estu.end_inference ext_offset_stack[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[139] ext_offset_stack[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[140] ext_offset_stack[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[141] ext_offset_stack[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[142] ext_offset_stack[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[143] ext_offset_stack[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[144] first_timestep=servant.inst_servant_estu.inst_estu.first_timestep group_in_spikes[0]=servant.inst_servant_estu.inst_estu.group_in_spikes[0] group_in_spikes[1]=servant.inst_servant_estu.inst_estu.group_in_spikes[1] group_in_spikes[2]=servant.inst_servant_estu.inst_estu.group_in_spikes[2] group_in_spikes[3]=servant.inst_servant_estu.inst_estu.group_in_spikes[3] i_load_input_stack_entries=servant.inst_servant_estu.inst_estu.load_input_stack_entries2 i_logic_addr_ext[0]=servant.inst_servant_estu.inst_estu.input_adr[0] i_logic_addr_ext[1]=servant.inst_servant_estu.inst_estu.input_adr[1] i_logic_addr_ext[2]=servant.inst_servant_estu.inst_estu.input_adr[2] i_logic_addr_ext[3]=servant.inst_servant_estu.inst_estu.input_adr[3] i_logic_addr_ext[4]=$false i_logic_addr_ext[5]=$false i_logic_addr_ext[6]=$false i_logic_addr_ext[7]=$false i_logic_addr_ext[8]=$false i_logic_addr_ext[9]=$false i_spike_ext[0]=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[0] i_spike_ext[1]=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[1] i_spike_ext[2]=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[2] i_spike_ext[3]=servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[3] i_wren_spike_ext=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin k_gen_id=servant.inst_servant_estu.inst_estu.instruction_out_full[51] last_layer=servant.inst_servant_estu.inst_estu.last_instr load_push_stack=servant.inst_servant_estu.inst_estu.load_push_stack load_stack_wentries_en=servant.inst_servant_estu.inst_estu.instruction_out_full[4] matmul_ss_id=servant.inst_servant_estu.inst_estu.matmul_ss_id mode[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[132] mode[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[133] mode[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[134] mode[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[135] mode[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[136] num_input_neurons[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[126] num_input_neurons[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[127] num_input_neurons[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[128] num_input_neurons[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[129] num_input_neurons[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[130] num_input_neurons[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[131] num_input_neurons[6]=$false num_input_neurons[7]=$false num_input_neurons[8]=$false num_input_neurons[9]=$false num_input_neurons[10]=$false num_output_neurons[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[116] num_output_neurons[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[117] num_output_neurons[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[118] num_output_neurons[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[119] num_output_neurons[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[120] num_output_neurons[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[121] num_output_neurons[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[122] num_output_neurons[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[123] num_output_neurons[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[124] num_output_neurons[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[125] output_last_layer[0]=servant.inst_servant_estu.data_last_layer[0] output_last_layer[1]=servant.inst_servant_estu.data_last_layer[1] output_last_layer[2]=servant.inst_servant_estu.data_last_layer[2] output_last_layer[3]=servant.inst_servant_estu.data_last_layer[3] output_last_layer[4]=servant.inst_servant_estu.data_last_layer[4] output_last_layer[5]=servant.inst_servant_estu.data_last_layer[5] output_last_layer[6]=servant.inst_servant_estu.data_last_layer[6] output_last_layer[7]=servant.inst_servant_estu.data_last_layer[7] output_last_layer[8]=servant.inst_servant_estu.data_last_layer[8] output_last_layer[9]=servant.inst_servant_estu.data_last_layer[9] output_last_layer[10]=servant.inst_servant_estu.data_last_layer[10] output_last_layer[11]=servant.inst_servant_estu.data_last_layer[11] output_last_layer[12]=servant.inst_servant_estu.data_last_layer[12] r_baddr1[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[102] r_baddr1[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[103] r_baddr1[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[104] r_baddr1[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[105] r_baddr1[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[106] r_baddr1[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[107] r_baddr1[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[108] r_baddr1[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[109] r_baddr1[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[110] r_baddr1[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[111] r_baddr1[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[112] r_baddr1[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[113] r_baddr1[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[114] r_baddr1[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[115] r_baddr2[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[88] r_baddr2[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[89] r_baddr2[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[90] r_baddr2[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[91] r_baddr2[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[92] r_baddr2[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[93] r_baddr2[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[94] r_baddr2[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[95] r_baddr2[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[96] r_baddr2[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[97] r_baddr2[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[98] r_baddr2[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[99] r_baddr2[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[100] r_baddr2[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[101] r_en_ext=servant.inst_servant_estu.inst_estu.r_en_ext_stack raddr_sel[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[47] raddr_sel[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[48] raddr_sel[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[49] raddr_sel[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[50] raddr_spike_mem1[0]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[0] raddr_spike_mem1[1]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[1] raddr_spike_mem1[2]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[2] raddr_spike_mem1[3]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[3] raddr_spike_mem1[4]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[4] raddr_spike_mem1[5]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[5] raddr_spike_mem1[6]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[6] raddr_spike_mem1[7]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[7] raddr_spike_mem1[8]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[8] raddr_spike_mem1[9]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[9] raddr_spike_mem1[10]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[10] raddr_spike_mem1[11]=servant.inst_servant_estu.inst_estu.rd_addr_sm1[11] raddr_spike_mem2[0]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[0] raddr_spike_mem2[1]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[1] raddr_spike_mem2[2]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[2] raddr_spike_mem2[3]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[3] raddr_spike_mem2[4]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[4] raddr_spike_mem2[5]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[5] raddr_spike_mem2[6]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[6] raddr_spike_mem2[7]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[7] raddr_spike_mem2[8]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[8] raddr_spike_mem2[9]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[9] raddr_spike_mem2[10]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[10] raddr_spike_mem2[11]=servant.inst_servant_estu.inst_estu.rd_addr_sm2[11] raddr_spram1[0]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[0] raddr_spram1[1]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[1] raddr_spram1[2]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[2] raddr_spram1[3]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[3] raddr_spram1[4]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[4] raddr_spram1[5]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[5] raddr_spram1[6]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[6] raddr_spram1[7]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[7] raddr_spram1[8]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[8] raddr_spram1[9]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[9] raddr_spram1[10]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[10] raddr_spram1[11]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[11] raddr_spram1[12]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[12] raddr_spram1[13]=servant.inst_servant_estu.inst_estu.rd_addr_intmem1[13] raddr_spram2[0]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[0] raddr_spram2[1]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[1] raddr_spram2[2]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[2] raddr_spram2[3]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[3] raddr_spram2[4]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[4] raddr_spram2[5]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[5] raddr_spram2[6]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[6] raddr_spram2[7]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[7] raddr_spram2[8]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[8] raddr_spram2[9]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[9] raddr_spram2[10]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[10] raddr_spram2[11]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[11] raddr_spram2[12]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[12] raddr_spram2[13]=servant.inst_servant_estu.inst_estu.rd_addr_intmem2[13] rst=servant.cpu.cpu.ctrl.i_rst spike_in=servant.inst_servant_estu.inst_estu.spike_s_out spike_out[0]=servant.inst_servant_estu.inst_estu.spike_p_out[0] spike_out[1]=servant.inst_servant_estu.inst_estu.spike_p_out[1] stack_rbaddr[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[157] stack_rbaddr[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[158] stack_rbaddr[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[159] stack_rbaddr[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[160] stack_rbaddr[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[161] stack_rbaddr[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[162] stack_rbaddr[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[163] stack_rbaddr[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[164] stack_rbaddr[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[165] stack_rbaddr[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[166] stack_rbaddr[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[167] stack_rbaddr[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[168] stack_wbaddr[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[145] stack_wbaddr[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[146] stack_wbaddr[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[147] stack_wbaddr[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[148] stack_wbaddr[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[149] stack_wbaddr[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[150] stack_wbaddr[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[151] stack_wbaddr[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[152] stack_wbaddr[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[153] stack_wbaddr[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[154] stack_wbaddr[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[155] stack_wbaddr[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[156] stream_out=servant.inst_servant_estu.inst_estu.stream_out sum_spikes[0]=servant.inst_servant_estu.inst_estu.data_int_out_sums[0] sum_spikes[1]=servant.inst_servant_estu.inst_estu.data_int_out_sums[1] sum_spikes[2]=servant.inst_servant_estu.inst_estu.data_int_out_sums[2] sum_spikes[3]=servant.inst_servant_estu.inst_estu.data_int_out_sums[3] sum_spikes[4]=servant.inst_servant_estu.inst_estu.data_int_out_sums[4] sum_spikes[5]=servant.inst_servant_estu.inst_estu.data_int_out_sums[5] sum_spikes[6]=servant.inst_servant_estu.inst_estu.data_int_out_sums[6] sum_spikes[7]=servant.inst_servant_estu.inst_estu.data_int_out_sums[7] sum_spikes[8]=servant.inst_servant_estu.inst_estu.data_int_out_sums[8] sum_spikes[9]=servant.inst_servant_estu.inst_estu.data_int_out_sums[9] sum_spikes[10]=servant.inst_servant_estu.inst_estu.data_int_out_sums[10] sum_spikes[11]=servant.inst_servant_estu.inst_estu.data_int_out_sums[11] sum_spikes[12]=servant.inst_servant_estu.inst_estu.data_int_out_sums[12] sum_spikes[13]=servant.inst_servant_estu.inst_estu.data_int_out_sums[13] sum_spikes[14]=servant.inst_servant_estu.inst_estu.data_int_out_sums[14] sum_spikes[15]=servant.inst_servant_estu.inst_estu.data_int_out_sums[15] timestep[0]=servant.inst_servant_estu.inst_estu.timestep[0] timestep[1]=servant.inst_servant_estu.inst_estu.timestep[1] timestep[2]=servant.inst_servant_estu.inst_estu.timestep[2] timestep[3]=servant.inst_servant_estu.inst_estu.timestep[3] timestep[4]=servant.inst_servant_estu.inst_estu.timestep[4] timestep[5]=servant.inst_servant_estu.inst_estu.timestep[5] timestep[6]=servant.inst_servant_estu.inst_estu.timestep[6] timestep[7]=servant.inst_servant_estu.inst_estu.timestep[7] use_stack=servant.inst_servant_estu.inst_estu.instruction_out_full[87] use_v=servant.inst_servant_estu.inst_estu.instruction_out_full[137] v_gen_id=servant.inst_servant_estu.inst_estu.instruction_out_full[138] valid_addr_stack_sig=servant.inst_servant_estu.inst_estu.valid_addr_stack_sig valid_data_ext=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data valid_instr=servant.inst_servant_estu.inst_estu.valid_instr valid_last_layer_output=servant.inst_servant_estu.inst_estu.o_valid_last_layer valid_op_datapath=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op valid_read_data=servant.inst_servant_estu.inst_estu.valid_data_mmu valid_read_op=servant.inst_servant_estu.inst_estu.valid_op_mmu valid_result=servant.inst_servant_estu.inst_estu.valid_result w_en[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[39] w_en[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[40] w_en[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[41] w_en[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[42] wr_addr_bram1[0]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[0] wr_addr_bram1[1]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[1] wr_addr_bram1[2]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[2] wr_addr_bram1[3]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[3] wr_addr_bram1[4]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[4] wr_addr_bram1[5]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[5] wr_addr_bram1[6]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[6] wr_addr_bram1[7]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[7] wr_addr_bram1[8]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[8] wr_addr_bram1[9]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[9] wr_addr_bram1[10]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[10] wr_addr_bram1[11]=servant.inst_servant_estu.inst_estu.wr_addr_sm1[11] wr_addr_bram2[0]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[0] wr_addr_bram2[1]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[1] wr_addr_bram2[2]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[2] wr_addr_bram2[3]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[3] wr_addr_bram2[4]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[4] wr_addr_bram2[5]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[5] wr_addr_bram2[6]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[6] wr_addr_bram2[7]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[7] wr_addr_bram2[8]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[8] wr_addr_bram2[9]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[9] wr_addr_bram2[10]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[10] wr_addr_bram2[11]=servant.inst_servant_estu.inst_estu.wr_addr_sm2[11] wr_addr_cnt[0]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[0] wr_addr_cnt[1]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[1] wr_addr_cnt[2]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[2] wr_addr_cnt[3]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[3] wr_addr_cnt[4]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[4] wr_addr_cnt[5]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[5] wr_addr_cnt[6]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[6] wr_addr_cnt[7]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[7] wr_addr_cnt[8]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[8] wr_addr_cnt[9]=servant.inst_servant_estu.inst_estu.wr_addr_cnt[9] wr_addr_spram1[0]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[0] wr_addr_spram1[1]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[1] wr_addr_spram1[2]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[2] wr_addr_spram1[3]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[3] wr_addr_spram1[4]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[4] wr_addr_spram1[5]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[5] wr_addr_spram1[6]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[6] wr_addr_spram1[7]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[7] wr_addr_spram1[8]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[8] wr_addr_spram1[9]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[9] wr_addr_spram1[10]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[10] wr_addr_spram1[11]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[11] wr_addr_spram1[12]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[12] wr_addr_spram1[13]=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[13] wr_addr_spram2[0]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[0] wr_addr_spram2[1]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[1] wr_addr_spram2[2]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[2] wr_addr_spram2[3]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[3] wr_addr_spram2[4]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[4] wr_addr_spram2[5]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[5] wr_addr_spram2[6]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[6] wr_addr_spram2[7]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[7] wr_addr_spram2[8]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[8] wr_addr_spram2[9]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[9] wr_addr_spram2[10]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[10] wr_addr_spram2[11]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[11] wr_addr_spram2[12]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[12] wr_addr_spram2[13]=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[13] wr_baddr1[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[66] wr_baddr1[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[67] wr_baddr1[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[68] wr_baddr1[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[69] wr_baddr1[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[70] wr_baddr1[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[71] wr_baddr1[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[72] wr_baddr1[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[73] wr_baddr1[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[74] wr_baddr1[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[75] wr_baddr1[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[76] wr_baddr1[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[77] wr_baddr1[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[78] wr_baddr1[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[79] wr_baddr2[0]=servant.inst_servant_estu.inst_estu.instruction_out_full[52] wr_baddr2[1]=servant.inst_servant_estu.inst_estu.instruction_out_full[53] wr_baddr2[2]=servant.inst_servant_estu.inst_estu.instruction_out_full[54] wr_baddr2[3]=servant.inst_servant_estu.inst_estu.instruction_out_full[55] wr_baddr2[4]=servant.inst_servant_estu.inst_estu.instruction_out_full[56] wr_baddr2[5]=servant.inst_servant_estu.inst_estu.instruction_out_full[57] wr_baddr2[6]=servant.inst_servant_estu.inst_estu.instruction_out_full[58] wr_baddr2[7]=servant.inst_servant_estu.inst_estu.instruction_out_full[59] wr_baddr2[8]=servant.inst_servant_estu.inst_estu.instruction_out_full[60] wr_baddr2[9]=servant.inst_servant_estu.inst_estu.instruction_out_full[61] wr_baddr2[10]=servant.inst_servant_estu.inst_estu.instruction_out_full[62] wr_baddr2[11]=servant.inst_servant_estu.inst_estu.instruction_out_full[63] wr_baddr2[12]=servant.inst_servant_estu.inst_estu.instruction_out_full[64] wr_baddr2[13]=servant.inst_servant_estu.inst_estu.instruction_out_full[65] wren_bram1=servant.inst_servant_estu.inst_estu.wr_en_sm1 wren_bram2=servant.inst_servant_estu.inst_estu.wr_en_sm2 wren_spram1=servant.inst_servant_estu.inst_estu.wr_en_intmem1 wren_spram2=servant.inst_servant_estu.inst_estu.wr_en_intmem2
.attr hdlname "servant inst_servant_estu inst_estu u_mmu"
.attr keep_hierarchy 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:323.3-362.2|rtl/estu/top/estu.v:539.5-618.4|rtl/servant/servant.v:446.14-464.4"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.instruction_out_full[134] I1=servant.inst_servant_estu.inst_estu.matmul_ss_id I2=servant.inst_servant_estu.inst_estu.valid_datapath I3=servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data O=servant.inst_servant_estu.inst_estu.valid_result
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[0] I2=servant.inst_servant_spi.address_mems[1] I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[13] I1=servant.inst_servant_spi.address_mems[14] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[4] I1=servant.inst_servant_spi.address_mems[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_10_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[4] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[3] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_11_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[3] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[2] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_12_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[2] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[1] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_13_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[13] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[12] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[11] I1=servant.inst_servant_spi.address_mems[12] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[10] I1=servant.inst_servant_spi.address_mems[11] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[10] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[9] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_5_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[9] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[8] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_6_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[7] I1=servant.inst_servant_spi.address_mems[8] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_7_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[6] I1=servant.inst_servant_spi.address_mems[7] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_8_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[6] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem1[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem1 I3=servant.inst_servant_estu.mm_external_wren[0] O=servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_9_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I1=servant.inst_servant_spi.address_mems[1] I2=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[0] I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[14] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[13] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[4] I1=servant.inst_servant_spi.address_mems[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_10_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[4] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[3] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_11_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[2] I1=servant.inst_servant_spi.address_mems[3] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_12_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[2] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[1] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_13_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[12] I1=servant.inst_servant_spi.address_mems[13] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[11] I1=servant.inst_servant_spi.address_mems[12] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[11] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[10] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[10] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[9] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_5_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[8] I1=servant.inst_servant_spi.address_mems[9] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_6_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[7] I1=servant.inst_servant_spi.address_mems[8] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_7_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[6] I1=servant.inst_servant_spi.address_mems[7] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_8_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.address_mems[6] I1=servant.inst_servant_estu.inst_estu.wr_addr_intmem2[5] I2=servant.inst_servant_estu.inst_estu.wr_en_intmem2 I3=servant.inst_servant_estu.mm_external_wren[1] O=servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_9_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010100111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.wr_en_sm1 I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin O=servant.inst_servant_estu.inst_estu.spike_mem1_inst_wr_en_ext
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_encoding_bypass_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_encoding_bypass R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.start_inf_dd I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.mm_encoding_bypass_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001100110011
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_external_wren[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_external_wren[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.start_inf_dd I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[2] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1] O=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.arbiter.i_wb_cpu_dbus_we I3=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] O=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[23] I1=servant.cpu.cpu.bufreg.data[22] I2=servant.cpu.cpu.bufreg.data[21] I3=servant.cpu.cpu.bufreg.data[20] O=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[27] I1=servant.cpu.cpu.bufreg.data[26] I2=servant.cpu.cpu.bufreg.data[25] I3=servant.cpu.cpu.bufreg.data[24] O=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_num_instr_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_num_instr[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O Q=servant.inst_servant_estu.mm_sample_mem_dat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_E Q=servant.inst_servant_estu.mm_start_inference R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[0] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[1] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[1] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[0] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[2] I1=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[0] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[1] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2[1] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=servant.arbiter.i_wb_cpu_dbus_we I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.mm_start_inference I3=servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D[1] O=servant.inst_servant_estu.inst_estu.start_inference_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_ack_int Q=servant.inst_servant_estu.o_cpu_ack_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_ack_d Q=servant.inst_servant_estu.o_cpu_ack_dd R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_ack_d I1=servant.inst_servant_estu.o_cpu_ack_dd I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] O=servant.inst_servant_estu.o_cpu_ack_int_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1] I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[2] I3=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] O=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000011000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[0] I3=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] O=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_ack_int_SB_DFFSR_Q_D Q=servant.inst_servant_estu.o_cpu_ack_int R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:154.1-167.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_ack_d I1=servant.inst_servant_estu.o_cpu_ack_int I2=servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[2] I3=servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[3] O=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=servant.inst_servant_estu.i_cpu_adr_d[3] I1=servant.inst_servant_estu.i_cpu_adr_d[2] I2=servant.inst_servant_estu.i_cpu_adr_d[1] I3=servant.inst_servant_estu.i_cpu_adr_d[0] O=servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.i_cpu_adr_d[7] I1=servant.inst_servant_estu.i_cpu_adr_d[6] I2=servant.inst_servant_estu.i_cpu_adr_d[5] I3=servant.inst_servant_estu.i_cpu_adr_d[4] O=servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[0] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[1] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_10_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[10] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[9] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_11_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[11] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[10] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_12_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[12] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[11] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[13] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[12] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[14] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[15] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[0] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[2] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[1] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_3_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[3] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[2] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_4_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[4] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[3] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[5] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[4] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[6] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[5] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_7_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[7] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[6] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_8_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[8] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[7] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D E=servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3_SB_LUT4_I3_O Q=servant.inst_servant_estu.o_cpu_rdt[9] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:175.1-245.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[8] I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[0] I1=servant.clkgen.rst_reg[0] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[3] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=$true E=servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_E Q=servant.inst_servant_estu.valid_ll R=servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_estu.v:257.1-263.4|rtl/servant/servant.v:446.14-464.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.inst_estu.o_valid_last_layer I3=servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_R[1] O=servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=servant.inst_servant_estu.valid_ll I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[1] O=servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.o_cpu_ack_d I2=servant.inst_servant_estu.valid_ll I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[14] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_1_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[13] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_10_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[4] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[4] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_11_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[3] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[3] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_12_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[2] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[2] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems[0] CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_13_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[1] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[1] I3=servant.inst_servant_spi.address_mems[0] O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_14_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[0] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.address_mems[0] O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[13] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[12]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_2_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[12] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[12] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[11]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_3_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[11] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[11] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[10]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_4_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[10] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[10] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[9]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_5_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[9] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[9] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[8]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_6_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[8] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[8] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[7]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_7_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[7] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[7] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[6]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_8_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[6] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[6] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[5]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_9_D E=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O Q=servant.inst_servant_spi.address_mems[5] R=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:234.5-240.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[5] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[4]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.address_mems[14] I3=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.address_mems_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.address_mems[13]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:238.29-238.43|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[7] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[15] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[6] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[14] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[5] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[5] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[4] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[4] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[3] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[3] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[2] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[2] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[1] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[1] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[0] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[0] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[5] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[13] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[4] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[12] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[3] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[11] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[2] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[10] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[1] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[9] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.data_in_intmems[0] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[8] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[7] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[7] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[6] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O Q=servant.inst_servant_spi.data_in_intmems[6] R=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:242.5-247.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[31] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[31] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[30] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[30] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[21] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[21] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[20] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[20] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[19] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[19] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[18] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[18] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[17] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[17] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[16] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[16] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[29] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[29] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[28] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[28] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[27] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[27] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[26] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[26] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[25] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[25] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[24] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[24] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[23] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[23] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[22] E=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.mm_mem_address[22] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[17] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[17] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[16] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[16] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] E=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_read_size[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[23] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[22] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[21] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[20] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[19] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[18] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[17] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[16] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_1_O Q=servant.inst_servant_spi.mm_spi_adr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_spi_start_SB_DFFESR_Q_D E=servant.inst_servant_spi.mm_spi_start_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_spi_start R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.cpu.cpu.bufreg2.dat[0] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_spi.mm_spi_start_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] O=servant.inst_servant_spi.mm_spi_start_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_spi_start Q=servant.inst_servant_spi.mm_spi_start_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:112.1-121.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.mm_spi_start I3=servant.inst_servant_spi.mm_spi_start_d O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[0] I2=servant.inst_servant_spi.mm_spi_start I3=servant.inst_servant_spi.mm_spi_start_d O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.state[4] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.state[4] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[0] I2=servant.inst_servant_spi.mm_spi_start I3=servant.inst_servant_spi.mm_spi_start_d O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[2] I1=servant.inst_servant_spi.spi.state[0] I2=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[2] O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[4] I1=servant.inst_servant_spi.spi.state[0] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[2] O=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111000000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.end_transaction E=servant.inst_servant_spi.mm_spi_valid_SB_DFFESR_Q_E Q=servant.inst_servant_spi.mm_spi_valid R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:135.1-149.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_spi_adr[0] I1=servant.inst_servant_spi.mm_spi_valid I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.inst_servant_spi.mm_spi_valid I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_spi.valid_rst_cond_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[0] I1=servant.inst_servant_spi.mm_mem_address[0] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[24] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_1_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[25] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[25] I1=servant.inst_servant_spi.spi_debug_reg[25] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_2_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[26] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[26] I1=servant.inst_servant_spi.mm_mem_address[26] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_3_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[27] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[27] I1=servant.inst_servant_spi.spi_debug_reg[27] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_4_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[28] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[28] I1=servant.inst_servant_spi.spi_debug_reg[28] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_5_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[29] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[29] I1=servant.inst_servant_spi.mm_mem_address[29] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_6_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[30] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[30] I1=servant.inst_servant_spi.spi_debug_reg[30] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_7_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[31] R=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[31] I1=servant.inst_servant_spi.spi_debug_reg[31] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[24] I1=servant.inst_servant_spi.mm_mem_address[24] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[13] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[13] I1=servant.inst_servant_spi.mm_mem_address[13] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[12] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[12] I1=servant.inst_servant_spi.mm_mem_address[12] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[11] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[11] I1=servant.inst_servant_spi.spi_debug_reg[11] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[10] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[10] I1=servant.inst_servant_spi.mm_mem_address[10] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[9] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[9] I1=servant.inst_servant_spi.spi_debug_reg[9] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[8] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[8] I1=servant.inst_servant_spi.mm_mem_address[8] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[7] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[7] I1=servant.inst_servant_spi.mm_mem_address[7] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[6] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[6] I1=servant.inst_servant_spi.spi_debug_reg[6] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[5] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[5] I1=servant.inst_servant_spi.mm_mem_address[5] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[4] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[4] I1=servant.inst_servant_spi.mm_mem_address[4] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[22] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[22] I1=servant.inst_servant_spi.spi_debug_reg[22] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[3] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[3] I1=servant.inst_servant_spi.mm_mem_address[3] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[2] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[2] I1=servant.inst_servant_spi.spi_debug_reg[2] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[1] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[1] I1=servant.inst_servant_spi.mm_mem_address[1] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_23_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_O[0] I3=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_O[1] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[21] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[21] I1=servant.inst_servant_spi.mm_mem_address[21] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[20] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[20] I1=servant.inst_servant_spi.spi_debug_reg[20] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[19] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[19] I1=servant.inst_servant_spi.mm_mem_address[19] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[18] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[18] I1=servant.inst_servant_spi.spi_debug_reg[18] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[17] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[17] I1=servant.inst_servant_spi.spi_debug_reg[17] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[16] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[16] I1=servant.inst_servant_spi.mm_mem_address[16] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[15] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[15] I1=servant.inst_servant_spi.spi_debug_reg[15] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D E=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.o_wb_spi_rdt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:48.1-107.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[14] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_debug_reg[14] I1=servant.inst_servant_spi.mm_mem_address[14] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[23] I2=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[23] I1=servant.inst_servant_spi.spi_debug_reg[23] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] O=servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_E Q=servant.inst_servant_spi.spi.SPI_MOSI
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.read_addr_reg[23] I1=servant.inst_servant_spi.spi.cmd[7] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110010100000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[4] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2] I1=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[2] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.state[5] I3=servant.inst_servant_spi.spi.state[0] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[4] I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_E Q=servant.inst_servant_spi.spi.SPI_SCK R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[4] I1=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_O[3] O=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[5] I1=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I2=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] I3=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110100000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[5] I2=servant.inst_servant_spi.spi.state[4] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.SPI_SCK I1=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I2=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2] O=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_clk[2] I2=servant.inst_servant_spi.spi.counter_clk[1] I3=servant.inst_servant_spi.spi.counter_clk[0] O=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_clk[2] I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.counter_clk[1] I3=servant.inst_servant_spi.spi.counter_clk[0] O=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110010001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[6] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[7] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[5] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[6] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[4] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[5] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[3] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[4] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[2] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[3] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[1] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[2] R=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESS C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[0] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[1] S=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.cmd[7] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O Q=servant.inst_servant_spi.spi.cmd[0] S=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.spi.state[4] O=servant.inst_servant_spi.spi.cmd_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] Q=servant.inst_servant_spi.spi.counter_clk[0] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] Q=servant.inst_servant_spi.spi.counter_clk[1] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[5] I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.spi.counter_clk[0] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:196.20-196.35|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_clk[2] I2=servant.inst_servant_spi.spi.counter_clk[1] I3=servant.inst_servant_spi.spi.counter_clk[0] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_clk[1] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] Q=servant.inst_servant_spi.spi.counter_clk[2] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[5] I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:196.20-196.35|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111011100000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_clk[2] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_clk[0] CO=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:196.20-196.35|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state[5] I1=servant.inst_servant_spi.spi.counter_clk[0] I2=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[2] O=servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100110010
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[0] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_1_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[1] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_10_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[10] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[10] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[9]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_11_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[11] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[11] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[10]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_12_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[12] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[12] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[11]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_13_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[13] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[13] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[12]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_14_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[14] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[14] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[13]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_15_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[15] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[15] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[14]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_16_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[16] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[16] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[15]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_17_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[17] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[17] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[16]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1] I1=$false I2=servant.inst_servant_spi.spi.counter_send[1] I3=servant.inst_servant_spi.spi.counter_send[0] O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[2] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1] I1=$false I2=servant.inst_servant_spi.spi.counter_send[2] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=servant.inst_servant_spi.spi.counter_send[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send[0] CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_3_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[3] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[3] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[4] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[4] I2=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_send[4] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[3]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_5_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[5] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[5] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[4]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_6_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[6] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[6] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[5]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_7_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[7] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[7] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[6]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_8_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[8] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[8] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[7]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_9_D E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=servant.inst_servant_spi.spi.counter_send[9] R=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I1=$false I2=servant.inst_servant_spi.spi.counter_send[9] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=servant.inst_servant_spi.spi.counter_send[8]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_send[0] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[1] O=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_E Q=servant.inst_servant_spi.spi.end_transaction R=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.spi.state[1] I3=servant.inst_servant_spi.spi.state[0] O=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.spi.state[1] O=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[6] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[7] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[5] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[6] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[4] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[5] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[3] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[4] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[2] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[3] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[1] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[2] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[0] E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[1] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=i_flash_miso E=servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O Q=servant.inst_servant_spi.spi.rd_data[0] R=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.spi.state[5] O=servant.inst_servant_spi.spi.rd_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_1_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_10_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[13] I2=servant.inst_servant_spi.spi.read_addr_reg[12] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_11_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[12] I2=servant.inst_servant_spi.spi.read_addr_reg[11] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_12_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[11] I2=servant.inst_servant_spi.spi.read_addr_reg[10] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_13_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[10] I2=servant.inst_servant_spi.spi.read_addr_reg[9] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_14_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[9] I2=servant.inst_servant_spi.spi.read_addr_reg[8] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_15_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[8] I2=servant.inst_servant_spi.spi.read_addr_reg[7] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_16_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[7] I2=servant.inst_servant_spi.spi.read_addr_reg[6] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_17_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[6] I2=servant.inst_servant_spi.spi.read_addr_reg[5] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_18_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[5] I2=servant.inst_servant_spi.spi.read_addr_reg[4] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_19_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[4] I2=servant.inst_servant_spi.spi.read_addr_reg[3] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[22] I2=servant.inst_servant_spi.spi.read_addr_reg[21] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_2_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_20_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[3] I2=servant.inst_servant_spi.spi.read_addr_reg[2] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_21_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[2] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.read_addr_reg[1] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_22_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[1] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.read_addr_reg[0] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_23_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[0] I2=servant.inst_servant_spi.spi.read_addr_reg[23] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[21] I2=servant.inst_servant_spi.spi.read_addr_reg[20] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_3_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[20] I2=servant.inst_servant_spi.spi.read_addr_reg[19] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_4_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[19] I2=servant.inst_servant_spi.spi.read_addr_reg[18] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_5_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[18] I2=servant.inst_servant_spi.spi.read_addr_reg[17] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_6_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[17] I2=servant.inst_servant_spi.spi.read_addr_reg[16] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_7_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[16] I2=servant.inst_servant_spi.spi.read_addr_reg[15] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_8_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[15] I2=servant.inst_servant_spi.spi.read_addr_reg[14] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_9_D E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.read_addr_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[14] I2=servant.inst_servant_spi.spi.read_addr_reg[13] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.mm_spi_adr[23] I2=servant.inst_servant_spi.spi.read_addr_reg[22] I3=servant.inst_servant_spi.spi.state[2] O=servant.inst_servant_spi.spi.read_addr_reg_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_D E=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_E Q=servant.inst_servant_spi.spi.spi_ss_reg R=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[1] I2=servant.inst_servant_spi.spi.state[0] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[3] O=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[4] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[3] O=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[5] I2=servant.inst_servant_spi.spi.state[1] I3=servant.inst_servant_spi.spi.state[0] O=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.state_SB_DFF_Q_D Q=servant.inst_servant_spi.spi.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.state_SB_DFF_Q_1_D Q=servant.inst_servant_spi.spi.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] I2=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[2] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.state_SB_DFF_Q_2_D Q=servant.inst_servant_spi.spi.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011111000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.state_SB_DFF_Q_3_D Q=servant.inst_servant_spi.spi.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.state_SB_DFF_Q_4_D Q=servant.inst_servant_spi.spi.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011111000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[2] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[3] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[4] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_clk[2] I1=servant.inst_servant_spi.spi.counter_clk[1] I2=servant.inst_servant_spi.spi.counter_clk[0] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.spi.state[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.state[5] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[4] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_send[4] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_send[4] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.spi.state[5] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_clk[2] I2=servant.inst_servant_spi.spi.counter_clk[1] I3=servant.inst_servant_spi.spi.counter_clk[0] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_send[6] I2=servant.inst_servant_spi.spi.counter_send[5] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[3] I1=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[2] I2=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[11] I1=servant.inst_servant_spi.spi.counter_send[10] I2=servant.inst_servant_spi.spi.counter_send[9] I3=servant.inst_servant_spi.spi.counter_send[8] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[15] I1=servant.inst_servant_spi.spi.counter_send[14] I2=servant.inst_servant_spi.spi.counter_send[13] I3=servant.inst_servant_spi.spi.counter_send[12] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_send[17] I2=servant.inst_servant_spi.spi.counter_send[16] I3=servant.inst_servant_spi.spi.counter_send[7] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_send[3] I3=servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:110.23-110.39|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.state[5] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3[1] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[2] E=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_E Q=servant.inst_servant_spi.spi.valid R=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub1[3] I1=servant.inst_servant_spi.spi.counter_send[3] I2=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[2] I3=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[3] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[6] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[6] I2=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2] I3=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.counter_send[2] I2=servant.inst_servant_spi.spi.counter_send[1] I3=servant.inst_servant_spi.spi.counter_send[0] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.counter_send[5] I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1[5] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[1] I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1[0] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[3] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[1] I2=servant.inst_servant_spi.spi.state[0] I3=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] O=servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.valid I3=servant.inst_servant_spi.spi_byte_valid_d O=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[17] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[16] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[7] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[6] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[5] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[4] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[3] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[2] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[1] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[0] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[15] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[14] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[13] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[12] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[11] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[10] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[9] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.mm_read_size[8] E=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[1] Q=servant.inst_servant_spi.spi.words_to_read_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[17] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[16] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[7] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[6] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[5] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[4] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[3] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[2] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[1] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[0] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[15] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[14] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[13] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[12] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[11] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[10] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[9] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg[8] E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2] Q=servant.inst_servant_spi.spi.words_to_read_reg_sub0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_1_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_10_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[7] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_11_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_10_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[6] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_11_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[6] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_12_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_11_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[5] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_12_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[5] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_13_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_12_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[4] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_13_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[4] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_14_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_13_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[3] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_14_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[3] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_15_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_14_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[2] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_15_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[2] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_15_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub0[0] CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_15_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_16_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[1] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub0[0] O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_17_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.spi.words_to_read_reg_sub0[0] O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[16] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[15] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_2_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[15] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_3_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[14] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_3_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[14] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_4_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_3_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[13] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_4_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[13] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_5_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_4_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[12] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_5_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[12] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_6_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_5_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[11] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_6_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[11] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_7_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_6_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[10] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_7_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[10] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_8_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_7_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[9] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_8_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[9] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_9_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_8_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[8] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_9_D E=servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi.words_to_read_reg_sub1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:60.2-217.5|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[8] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_10_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_9_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[7] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub0[17] I2=$true I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_D_SB_LUT4_O_I3 O=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=servant.inst_servant_spi.spi.words_to_read_reg_sub1_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub0[16] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:174.21-190.6|rtl/servant/spi_master_asic.v:178.33-178.57|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[1] Q=servant.inst_servant_spi.spi_byte_valid_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:198.5-207.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[1] I1=servant.inst_servant_spi.mm_mem_address[0] I2=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[1] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3] O=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[1] O=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi_byte_valid_d I2=servant.inst_servant_spi.address_mems[0] I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1] O=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_mem_address[1] I1=servant.inst_servant_spi.spi_byte_valid_d I2=servant.inst_servant_spi.mm_mem_address[0] I3=servant.inst_servant_spi.address_mems[0] O=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[0] I3=servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi_byte_valid_d I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[1] O=servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[23] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[31] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[22] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[30] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[13] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[21] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[12] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[20] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[11] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[19] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[10] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[18] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[9] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[17] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[8] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[16] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[7] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[15] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[6] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[14] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[5] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[13] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[4] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[12] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[21] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[29] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[3] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[11] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[2] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[10] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[1] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[9] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[0] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[8] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[7] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[7] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[6] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[6] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[5] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[5] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[4] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[4] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[3] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[2] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[20] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[28] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[1] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.rd_data[0] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[19] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[27] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[18] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[26] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[17] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[25] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[16] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[24] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[15] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[23] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi_debug_reg[14] E=servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D_SB_LUT4_I3_O Q=servant.inst_servant_spi.spi_debug_reg[22] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:211.5-216.8|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_spi.spi.end_transaction Q=servant.inst_servant_spi.spi_rd_ack R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:135.1-149.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[1] I2=servant.inst_servant_spi.spi_rd_ack I3=servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[2] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.inst_servant_spi.spi.state[1] I2=servant.inst_servant_spi.spi_rd_ack I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[3] O=servant.inst_servant_spi.spi.state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000001000
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.state[5] I2=servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[2] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3[1] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[9] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[9] I2=servant.inst_servant_spi.spi.counter_send[8] I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1[8] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[10] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[10] I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[4] I3=servant.inst_servant_spi.spi.counter_send[4] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub1[12] I1=servant.inst_servant_spi.spi.counter_send[12] I2=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[7] I3=servant.inst_servant_spi.spi.counter_send[7] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] I1=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1] I2=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub1[15] I1=servant.inst_servant_spi.spi.counter_send[15] I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[7] I3=servant.inst_servant_spi.spi.counter_send[7] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000011011101
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[16] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[16] I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[15] I3=servant.inst_servant_spi.spi.counter_send[15] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000011011101
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[16] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[16] I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[14] I3=servant.inst_servant_spi.spi.counter_send[14] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.words_to_read_reg_sub1[14] I1=servant.inst_servant_spi.spi.counter_send[14] I2=servant.inst_servant_spi.spi.counter_send[5] I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1[5] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] I2=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] I3=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=servant.inst_servant_spi.spi.counter_send[13] I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[13] I2=servant.inst_servant_spi.spi.words_to_read_reg_sub1[11] I3=servant.inst_servant_spi.spi.counter_send[11] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.words_to_read_reg_sub1[17] I2=servant.inst_servant_spi.spi.counter_send[17] I3=servant.inst_servant_spi.spi.words_to_read_reg_sub1[2] O=servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.inst_servant_spi.spi_rd_ack O=servant.inst_servant_spi.spi.end_transaction_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.inst_servant_spi.valid_rst_cond_SB_DFF_Q_D Q=servant.inst_servant_spi.valid_rst_cond
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:132.1-133.58|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_spi.spi.end_transaction I2=servant.clkgen.rst_reg[11] I3=servant.inst_servant_spi.valid_rst_cond O=servant.inst_servant_spi.mm_spi_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_spi.wb_ack_SB_DFFSR_Q_D Q=servant.inst_servant_spi.wb_ack R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:152.1-160.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.inst_servant_spi.wb_ack I1=servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[1] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[3] O=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010011
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] Q=servant.inst_servant_spi.wb_cyc_d R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_spi.v:152.1-160.4|rtl/servant/servant.v:417.13-443.2|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.clkgen.rst_reg[11] I2=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[2] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_spi.mm_read_size_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100110011
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.clkgen.rst_reg[11] I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100110011
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.inst_servant_spi.wb_cyc_d I3=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] O=servant.inst_servant_spi.wb_ack_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] RADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] RADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] RADDR[3]=servant.ram.mem.0.0_RADDR_1[1] RADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] RADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] RADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] RADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] RADDR[8]=servant.ram.mem.0.0_RADDR[1] RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.ram.mem.0.0_RDATA_8[3] RDATA[1]=servant.ram.mem.0.0_RDATA_7[1] RDATA[2]=servant.ram.mem.0.0_RDATA_6[2] RDATA[3]=servant.ram.mem.0.0_RDATA_7[3] RDATA[4]=servant.ram.mem.0.0_RDATA_5[2] RDATA[5]=servant.ram.mem.0.0_RDATA_7[5] RDATA[6]=servant.ram.mem.0.0_RDATA_4[2] RDATA[7]=servant.ram.mem.0.0_RDATA_7[7] RDATA[8]=servant.ram.mem.0.0_RDATA_3[3] RDATA[9]=servant.ram.mem.0.0_RDATA_7[9] RDATA[10]=servant.ram.mem.0.0_RDATA_2[2] RDATA[11]=servant.ram.mem.0.0_RDATA_7[11] RDATA[12]=servant.ram.mem.0.0_RDATA_1[2] RDATA[13]=servant.ram.mem.0.0_RDATA_7[13] RDATA[14]=servant.ram.mem.0.0_RDATA[2] RDATA[15]=servant.ram.mem.0.0_RDATA_7[15] RE=$true WADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1] WADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] WADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1] WADDR[3]=servant.ram.mem.0.0_RADDR_1[0] WADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0] WADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0] WADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] WADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0] WADDR[8]=servant.ram.mem.0.0_RADDR[0] WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.ram.mem.0.0_WCLKE WDATA[0]=servant.ram.mem.0.0_WDATA_7 WDATA[1]=$false WDATA[2]=servant.ram.mem.0.0_WDATA_3 WDATA[3]=$false WDATA[4]=servant.ram.mem.0.0_WDATA_5 WDATA[5]=$false WDATA[6]=servant.ram.mem.0.0_WDATA_1 WDATA[7]=$false WDATA[8]=servant.ram.mem.0.0_WDATA_6 WDATA[9]=$false WDATA[10]=servant.ram.mem.0.0_WDATA_2 WDATA[11]=$false WDATA[12]=servant.ram.mem.0.0_WDATA_4 WDATA[13]=$false WDATA[14]=servant.ram.mem.0.0_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000011100011111000011110001011100001111000101111000111100101011000011110110111100000111010011110000111110001011100001110001111101001011000001111100111101101011110001110001011100001111000101111000011100001011100010110010111100101011101001111100001100011111
.param INIT_1 0000011100001011100011110010101110001111001010111100111101101011100001110001011101001111000101110100111100010111110001110001111101001111000101110000011100001011010011110011111100001011000001111100111101101011100001110001011100001111000101110100111100010111
.param INIT_2 1100111100111111100001110000001110000011000011111000101110000111100001110000001111000111000111111100011101000011100001110001011100001111000101110100101100000111000011110010101110000111000010110100111100111111100001110000001110000111000111110100111100010111
.param INIT_3 1100011101000011100001110001011100001111000101110100101100000111000011110010101110000111000010110100111100111111100001110000001110000111000111110110111111100111110010111000111110101011101001111100101110000011000011110001011100001011000001111100001100001111
.param INIT_4 0000101100001111100011110100101101000011000011110000101100000111000011111000101101000111000111111100101110000011000011110001011100001011000001111100001100001111110011110011111110000111000000111000001100001111100010111000011110000111000000111100011100011111
.param INIT_5 0000111100000011010011110000011101000011000011110000111111000011100001110100101100000011000011110000101110100011100011110111101101001111000101110010111111100111011111111111001111101011101001110000101100001111100011110100101101000011000011111110101110100111
.param INIT_6 0110111110100111110001110000111111000011000011110000111110100011100011110000001110001111000000111000111100000011100011110000001110001111000000111000111100000011100011110000001101001111101001111100001100101111100011110101101101001111110000110000011100001011
.param INIT_7 1000111110000011110000110000111100000111010000111100001100001111010010111000011110001011000011110000101110000111100001110100101100000111010010111100101100001111100111110101101110001111100001110100101100001111110001110101101111000111000011111100001100101111
.param INIT_8 1000111100001011000011110000001101000011000010110000101100000011000000110000001110000011000000111100001100000011100001110101001111001111100000111000001100001111110001110100001100000111010110110000111110000111100010110000111110000011000011110000101100001111
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00010101010100011100101110000111110010110000011101000011000010111100101110000111110010110000011101000011000010110110111111100011100001110000101100001111000000110000111100000011
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_RADDR_1[1] Q=servant.ram.mem.0.0_RADDR_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0] I1=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] O=servant.ram.mem.0.0_RADDR_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_RADDR[1] Q=servant.ram.mem.0.0_RADDR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=servant.ram.mem.0.0_RADDR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110101
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_4 Q=servant.ram.mem.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_1[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA_1[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_2 Q=servant.ram.mem.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D Q=servant.ram.mem.0.0_RDATA_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.0_WCLKE I3=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] O=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RADDR[0] I2=servant.ram.mem.0.0_RADDR[1] I3=servant.ram.mem.0.0_RADDR[2] O=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RADDR_1[0] I2=servant.ram.mem.0.0_RADDR_1[1] I3=servant.ram.mem.0.0_RADDR_1[2] O=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0] I1=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[2] I3=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[3] O=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_6 Q=servant.ram.mem.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.ram.mem.0.0_RDATA_3[0] I1=servant.ram.mem.0.0_RDATA_2[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.0_RDATA_3[3] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[2] I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I2[1] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1] I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011000000
.gate SB_LUT4 I0=servant.gpio.o_wb_rdt[1] I1=servant.u_servant_uart.o_cpu_rdt[1] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[1] I1=servant.inst_servant_estu.o_cpu_rdt[1] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] Q=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 I3=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[1] I2=$true I3=servant.cpu.cpu.bufreg2.dat[0] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/serv/serv_rf_top.v:151.4-213.35|rtl/serv/serv_bufreg2.v:45.8-45.18|rtl/serv/serv_top.v:392.17-414.32|rtl/servant/servant.v:289.4-338.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] O=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_1 Q=servant.ram.mem.0.0_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_4[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA_4[2] O=servant.cpu.cpu.branch_op_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_5 Q=servant.ram.mem.0.0_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_5[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA_5[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_3 Q=servant.ram.mem.0.0_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA_6[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA_6[2] O=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA_7 Q=servant.ram.mem.0.0_RDATA_8[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.ram.mem.0.0_RDATA_2[1] I1=servant.ram.mem.0.0_RDATA_8[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.0_RDATA_8[3] O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000010000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg2.dat[1] I2=servant.cpu.cpu.bufreg2.dat[0] I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] I2=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2] I3=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011000000
.gate SB_LUT4 I0=servant.gpio.o_wb_rdt[0] I1=servant.u_servant_uart.o_cpu_rdt[0] I2=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[0] I1=servant.inst_servant_estu.o_cpu_rdt[0] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_CARRY CI=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 CO=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=$false I1=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] Q=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WDATA Q=servant.ram.mem.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.0_RDATA[0] I2=servant.ram.mem.0.0_RDATA_2[1] I3=servant.ram.mem.0.0_RDATA[2] O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[7] Q=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] I3=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[24] I1=servant.timer_slow.mtimecmp[7] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=servant.inst_servant_estu.o_cpu_rdt[7] I1=servant.inst_servant_spi.o_wb_spi_rdt[7] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I3=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] O=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.0_WCLKE_SB_DFF_Q_D Q=servant.ram.mem.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.ram.mem.0.0_WCLKE_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] Q=servant.ram.mem.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r Q=servant.ram.mem.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] Q=servant.ram.mem.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] Q=servant.ram.mem.0.0_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] Q=servant.ram.mem.0.0_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] Q=servant.ram.mem.0.0_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] Q=servant.ram.mem.0.0_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] Q=servant.ram.mem.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] RADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] RADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] RADDR[3]=servant.ram.mem.0.0_RADDR_1[1] RADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] RADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] RADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] RADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] RADDR[8]=servant.ram.mem.0.0_RADDR[1] RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.ram.mem.0.1_RDATA_8[2] RDATA[1]=servant.ram.mem.0.1_RDATA_7[1] RDATA[2]=servant.ram.mem.0.1_RDATA_6[2] RDATA[3]=servant.ram.mem.0.1_RDATA_7[3] RDATA[4]=servant.ram.mem.0.1_RDATA_5[2] RDATA[5]=servant.ram.mem.0.1_RDATA_7[5] RDATA[6]=servant.ram.mem.0.1_RDATA_4[2] RDATA[7]=servant.ram.mem.0.1_RDATA_7[7] RDATA[8]=servant.ram.mem.0.1_RDATA_3[2] RDATA[9]=servant.ram.mem.0.1_RDATA_7[9] RDATA[10]=servant.ram.mem.0.1_RDATA_2[2] RDATA[11]=servant.ram.mem.0.1_RDATA_7[11] RDATA[12]=servant.ram.mem.0.1_RDATA_1[2] RDATA[13]=servant.ram.mem.0.1_RDATA_7[13] RDATA[14]=servant.ram.mem.0.1_RDATA[2] RDATA[15]=servant.ram.mem.0.1_RDATA_7[15] RE=$true WADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1] WADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] WADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1] WADDR[3]=servant.ram.mem.0.0_RADDR_1[0] WADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0] WADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0] WADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] WADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0] WADDR[8]=servant.ram.mem.0.0_RADDR[0] WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.ram.mem.0.1_WCLKE WDATA[0]=servant.ram.mem.0.1_WDATA_7 WDATA[1]=$false WDATA[2]=servant.ram.mem.0.1_WDATA_3 WDATA[3]=$false WDATA[4]=servant.ram.mem.0.1_WDATA_5 WDATA[5]=$false WDATA[6]=servant.ram.mem.0.1_WDATA_1 WDATA[7]=$false WDATA[8]=servant.ram.mem.0.1_WDATA_6 WDATA[9]=$false WDATA[10]=servant.ram.mem.0.1_WDATA_2 WDATA[11]=$false WDATA[12]=servant.ram.mem.0.1_WDATA_4 WDATA[13]=$false WDATA[14]=servant.ram.mem.0.1_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000001101110111000010010001000100001001000100010000011000100000000000100010011000000010011001100000111010101010000000110011001101001001000100010101011111111110000010110011001000001001000100011000011100110010100010100010101100000000000000011000000000000111
.param INIT_1 0100011000100010000101110011001001000110001000100101001100110010000010110011001110001001000100011000100100010000110000110111001110001001000100010100011000100010100000110011001110001001000100010101001100110010000010110011001100001001000100011000100100010000
.param INIT_2 0000001000110001000100101011111001000011101111110110010101110101100111110011001010000011001100100101101100110010000010110011001100001001000100010000100100010000000001100010001001000110001000000000001100110010000011000010001000000011001100111000100100010001
.param INIT_3 0101101100110010000010110011001100001001000100010000100100010000000001100010001001000110001000000000001100110010000011000010001000000011001100110000010101010001100010110011001100000000000100011010011100110001100010010001000110001001000100001100001110111111
.param INIT_4 0100011100110100110100100011001000000001001100110000101000100001010001000000000000000011001100111010011100110001100010010001000110001001000100001100001110111111000000100011000100010010101111100100001110111111011001010111010110011111001100101000001100110010
.param INIT_5 0000110100100000010010010001000000001111111111001100001000001100000111111111111000000011001000111100010000010001010000100010001010001001000100011000100010001000010001000100010000000000000100010100011100110100110100100011001000000001001100110000000000010001
.param INIT_6 1100110011011001110001100111100111000110011111011000000000000000000000000000000100000001000000100000001100000001000000100001001000000000001100010000000100110010000000110011000111000001000100000100001100010100010000100010000000000101011110000000011100110010
.param INIT_7 1111110110010000110000110011000110111101010001000100001100110010100000011011000101000111011101001010001100011001000010111010111001001011001111000110010101010101110001101110011000101001100110000100001100110011110000000000000011000011000100000100001100010100
.param INIT_8 0000011100100000001011100010000001000111001100100101110000000000110111110001001011111111001100011110111100100010110010100010000010110001000110011000000100110011100101101111011001000010001000100010100110010001100000010011001110000101011101100000001100110000
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01000100010001001110001000011001001001110111011101000011011100101110001000110001001001110111011101000011011100101100100111011000100101000011001000111110000000000000111000110000
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_4 Q=servant.ram.mem.0.1_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_1[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_1[2] O=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[11] Q=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3 I3=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_2 Q=servant.ram.mem.0.1_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_2[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_2[2] O=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_6 Q=servant.ram.mem.0.1_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_3[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_3[2] O=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[9] Q=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 I3=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[28] I1=servant.timer_slow.mtimecmp[9] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_1 Q=servant.ram.mem.0.1_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_4[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_4[2] O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_5 Q=servant.ram.mem.0.1_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_5[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_5[2] O=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[10] Q=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 I3=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[30] I1=servant.timer_slow.mtimecmp[10] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 I3=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_3 Q=servant.ram.mem.0.1_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_RDATA_6_SB_DFF_Q_1_D Q=servant.ram.mem.0.1_RDATA_6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_WCLKE I3=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] O=servant.ram.mem.0.1_RDATA_6_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA_7 Q=servant.ram.mem.0.1_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA_8[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA_8[2] O=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[8] Q=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3 R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3 I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[22] I1=servant.timer_slow.mtimecmp[8] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WDATA Q=servant.ram.mem.0.1_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.1_RDATA[0] I2=servant.ram.mem.0.1_RDATA_6[1] I3=servant.ram.mem.0.1_RDATA[2] O=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[2] I3=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] O=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_CARRY CI=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO CO=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_CARRY_I1_CO I0=$false I1=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[15] Q=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:40.2-49.19|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] I3=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO O=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:47.17-47.28|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[15] I1=servant.timer_slow.mtimecmp[12] I2=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] I3=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3] O=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.1_WCLKE_SB_DFF_Q_D Q=servant.ram.mem.0.1_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.1_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.ram.mem.0.1_WCLKE_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.bne_or_bge O=servant.ram.mem.0.1_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001000101
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] Q=servant.ram.mem.0.1_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] Q=servant.ram.mem.0.1_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] Q=servant.ram.mem.0.1_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] Q=servant.ram.mem.0.1_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] Q=servant.ram.mem.0.1_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] Q=servant.ram.mem.0.1_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] Q=servant.ram.mem.0.1_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] Q=servant.ram.mem.0.1_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] RADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] RADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] RADDR[3]=servant.ram.mem.0.0_RADDR_1[1] RADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] RADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] RADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] RADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] RADDR[8]=servant.ram.mem.0.0_RADDR[1] RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.ram.mem.0.2_RDATA_8[2] RDATA[1]=servant.ram.mem.0.2_RDATA_7[1] RDATA[2]=servant.ram.mem.0.2_RDATA_6[2] RDATA[3]=servant.ram.mem.0.2_RDATA_7[3] RDATA[4]=servant.ram.mem.0.2_RDATA_5[2] RDATA[5]=servant.ram.mem.0.2_RDATA_7[5] RDATA[6]=servant.ram.mem.0.2_RDATA_4[2] RDATA[7]=servant.ram.mem.0.2_RDATA_7[7] RDATA[8]=servant.ram.mem.0.2_RDATA_3[2] RDATA[9]=servant.ram.mem.0.2_RDATA_7[9] RDATA[10]=servant.ram.mem.0.2_RDATA_2[2] RDATA[11]=servant.ram.mem.0.2_RDATA_7[11] RDATA[12]=servant.ram.mem.0.2_RDATA_1[2] RDATA[13]=servant.ram.mem.0.2_RDATA_7[13] RDATA[14]=servant.ram.mem.0.2_RDATA[2] RDATA[15]=servant.ram.mem.0.2_RDATA_7[15] RE=$true WADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1] WADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] WADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1] WADDR[3]=servant.ram.mem.0.0_RADDR_1[0] WADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0] WADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0] WADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] WADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0] WADDR[8]=servant.ram.mem.0.0_RADDR[0] WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.ram.mem.0.2_WCLKE WDATA[0]=servant.ram.mem.0.2_WDATA_7 WDATA[1]=$false WDATA[2]=servant.ram.mem.0.2_WDATA_3 WDATA[3]=$false WDATA[4]=servant.ram.mem.0.2_WDATA_5 WDATA[5]=$false WDATA[6]=servant.ram.mem.0.2_WDATA_1 WDATA[7]=$false WDATA[8]=servant.ram.mem.0.2_WDATA_6 WDATA[9]=$false WDATA[10]=servant.ram.mem.0.2_WDATA_2 WDATA[11]=$false WDATA[12]=servant.ram.mem.0.2_WDATA_4 WDATA[13]=$false WDATA[14]=servant.ram.mem.0.2_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000001100100011000000100010001110000010101010100100010101011101000000110101010110000000010000000100010101110101000000010000100110001011111111110100000111111111000000100010001010001010101010101000101000100111101010100000000100000000100000001000000000000010
.param INIT_1 0000100110010001010001000110010000000001000110110000001100010001000000100011001010001011101000111000101110101000000000110010001010001010101000110100010101011001000000000000100010001110101000100000001100010001000000100011001010001011101010111000101110100000
.param INIT_2 0000000000000010110001000100010000001111001110110000001100110111010001100110010000000010001100111000000110010001000000100011001010001011101010111000001010101010010000110101010101001101000101000000000000000010110001011101010100000000000010001000101010100011
.param INIT_3 1000000110010001000000100011001010001011101010111000001010101010010000110101010101001101000101000000000000000010110001011101010100000000000010000000000000010000000000101010001000000100100000000000001100110011100000111010000010001000101011100000001100110011
.param INIT_4 1000101110111101110011110011001110000000000000000000000000001011010001011101100100000000000010000000001100110011100000111010000010001000101011100000001100110011000000000000001011000100010001000000111100111011000000110011011101000110011001000000001000110011
.param INIT_5 1100111100111111110011110111101010001011101110000000000100110011110010111110101101000100011001100000000100010001000000000000000010001010001000101010001011101110010100010001010111000000000000001000101110111101110011110011001111000000000000001000000010000000
.param INIT_6 1110001011111111010000000111011111000100011101110100010100010101110011110011111111001111001111111100111100111111110011110011111111001111001111111100111100111111110011110011111110000011111101000000010100010000100000101000001001000011011101010100011100110111
.param INIT_7 1000001110110011000000111111000101000011011100010000001000110011100000101010101011011010111000000000001000110011000010010011101000000011101100011000010110110111110110010111011111000111110101101000101110111011000000110001000000000001010101000000010100010001
.param INIT_8 1100111111110101100000111111111100000010101100111100001011111011100000000111001101000000011100111000000001110011000000000010001011101101110101010000000100111111000000000011011100000000001000100100001101111011100000011111001101000001111100101100111111110100
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00010001000101010000001000110111100001111011111100000010001110110000001000110111100001111011111100000010001110110110001111111111000000011011001101001011111100111100011111111011
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_4 Q=servant.ram.mem.0.2_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_1[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_1[2] O=servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.immdec.imm24_20[0] I2=servant.cpu.cpu.branch_op I3=servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[2] O=servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111110011
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_2 Q=servant.ram.mem.0.2_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_2[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_2[2] O=servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_6 Q=servant.ram.mem.0.2_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_3[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_3[2] O=servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[17] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O[2] O=servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_1 Q=servant.ram.mem.0.2_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_RDATA_4_SB_DFF_Q_1_D Q=servant.ram.mem.0.2_RDATA_4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.2_WCLKE I3=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] O=servant.ram.mem.0.2_RDATA_4_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_5 Q=servant.ram.mem.0.2_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_5[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_5[2] O=servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[18] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O[2] O=servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_3 Q=servant.ram.mem.0.2_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_6[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_6[2] O=servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA_7 Q=servant.ram.mem.0.2_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA_8[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA_8[2] O=servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[16] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O[2] O=servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WDATA Q=servant.ram.mem.0.2_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.2_RDATA[0] I2=servant.ram.mem.0.2_RDATA_4[1] I3=servant.ram.mem.0.2_RDATA[2] O=servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[23] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O[2] O=servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.2_WCLKE_SB_DFF_Q_D Q=servant.ram.mem.0.2_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.ram.mem.0.2_WCLKE_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[22] Q=servant.ram.mem.0.2_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[21] Q=servant.ram.mem.0.2_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[20] Q=servant.ram.mem.0.2_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[19] Q=servant.ram.mem.0.2_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[18] Q=servant.ram.mem.0.2_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[17] Q=servant.ram.mem.0.2_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[16] Q=servant.ram.mem.0.2_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[23] Q=servant.ram.mem.0.2_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2] RADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[3] RADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] RADDR[3]=servant.ram.mem.0.0_RADDR_1[1] RADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2] RADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] RADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[2] RADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1] RADDR[8]=servant.ram.mem.0.0_RADDR[1] RADDR[9]=$false RADDR[10]=$false RCLK=servant.clkgen.o_clk RCLKE=$true RDATA[0]=servant.ram.mem.0.3_RDATA_8[2] RDATA[1]=servant.ram.mem.0.3_RDATA_7[1] RDATA[2]=servant.ram.mem.0.3_RDATA_6[2] RDATA[3]=servant.ram.mem.0.3_RDATA_7[3] RDATA[4]=servant.ram.mem.0.3_RDATA_5[2] RDATA[5]=servant.ram.mem.0.3_RDATA_7[5] RDATA[6]=servant.ram.mem.0.3_RDATA_4[2] RDATA[7]=servant.ram.mem.0.3_RDATA_7[7] RDATA[8]=servant.ram.mem.0.3_RDATA_3[2] RDATA[9]=servant.ram.mem.0.3_RDATA_7[9] RDATA[10]=servant.ram.mem.0.3_RDATA_2[2] RDATA[11]=servant.ram.mem.0.3_RDATA_7[11] RDATA[12]=servant.ram.mem.0.3_RDATA_1[2] RDATA[13]=servant.ram.mem.0.3_RDATA_7[13] RDATA[14]=servant.ram.mem.0.3_RDATA[2] RDATA[15]=servant.ram.mem.0.3_RDATA_7[15] RE=$true WADDR[0]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1] WADDR[1]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[1] WADDR[2]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1] WADDR[3]=servant.ram.mem.0.0_RADDR_1[0] WADDR[4]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0] WADDR[5]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0] WADDR[6]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_O[0] WADDR[7]=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0] WADDR[8]=servant.ram.mem.0.0_RADDR[0] WADDR[9]=$false WADDR[10]=$false WCLK=servant.clkgen.o_clk WCLKE=servant.ram.mem.0.3_WCLKE WDATA[0]=servant.ram.mem.0.3_WDATA_7 WDATA[1]=$false WDATA[2]=servant.ram.mem.0.3_WDATA_3 WDATA[3]=$false WDATA[4]=servant.ram.mem.0.3_WDATA_5 WDATA[5]=$false WDATA[6]=servant.ram.mem.0.3_WDATA_1 WDATA[7]=$false WDATA[8]=servant.ram.mem.0.3_WDATA_6 WDATA[9]=$false WDATA[10]=servant.ram.mem.0.3_WDATA_2 WDATA[11]=$false WDATA[12]=servant.ram.mem.0.3_WDATA_4 WDATA[13]=$false WDATA[14]=servant.ram.mem.0.3_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0010000010001000010001000000000001000100000000000000000000000000000001001000010000100110000011100000100000001000000001000000000000000000010101010101010111111110000000000000010001000000010000001010101000000000111111110101010100011001011101101010000010100010
.param INIT_1 0010000000000010000100001101000000000000000000000101010111010100010001000000000001000100000000000100010000000000101010000000100001000100000000000000000000000000010001000000000000000000000000000101010111010100010001000000000001000100000000000100010000000000
.param INIT_2 0000110000000000001100001111001000000000000000111010101010101000000100000101000000000000010000100111010111110110010001000000000001000100000000000001000000000000100010000000000000000000000000001100110000000000001000001010001000000000010000000000000001000000
.param INIT_3 0111010111110110010001000000000001000100000000000001000000000000100010000000000000000000000000001100110000000000001000001010001000000000010000000000010000000100000110000000100000000001000010111010101010101000000001000000000000000000000000000000000010000011
.param INIT_4 0000000000000000000000001000000000110001111100100101010101010101000000000000100001000100010000001010101010101000000001000000000000000000000000000000000010000011000011000000000000110000111100100000000000000011101010101010100000010000010100000000000001000010
.param INIT_5 0000000000000000000000000000000001010101010101010011000100000000000000010000000000000000000000000000000000000000100000000000000001000000000000001010101010101110010000010101010000010000010110010000000000000000000000001000000000110000111100110000000000100000
.param INIT_6 1000101010101000000000000000001000010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001010101010101000000000000000010
.param INIT_7 1111111111111101000000000000000000000001000000000000000000000000000000110010000001010101110101010010000000100000000000010001000000000001000100000000000000000000010001010100010110001010101010000101010111010101010101010100010000000000000000000000000000000000
.param INIT_8 0101010111010101111111111111110000000011000000000000000000000001000000000000001100000000000000100000000000000000000000000000000011111111111111000000000000000000010101010101010100000000000000000000000000000010000000000000000001010101010101010101010111010101
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01000100010001001010100010101000101010101010100000000000000000001000100010001000101010101010100000000000000000001101110111101100010101110101010111111111111111011111111111111111
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_4 Q=servant.ram.mem.0.3_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_1[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_1[2] O=servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[27] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O[2] O=servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_2 Q=servant.ram.mem.0.3_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_RDATA_2_SB_DFF_Q_1_D Q=servant.ram.mem.0.3_RDATA_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.3_WCLKE I3=servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] O=servant.ram.mem.0.3_RDATA_2_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_6 Q=servant.ram.mem.0.3_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_3[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_3[2] O=servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[25] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O[2] O=servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_1 Q=servant.ram.mem.0.3_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_4[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_4[2] O=servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_5 Q=servant.ram.mem.0.3_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_5[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_5[2] O=servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_3 Q=servant.ram.mem.0.3_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_6[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_6[2] O=servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[28] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O[2] O=servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA_7 Q=servant.ram.mem.0.3_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA_8[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA_8[2] O=servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=servant.inst_servant_spi.o_wb_spi_rdt[24] I1=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I3=servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O[2] O=servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WDATA Q=servant.ram.mem.0.3_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.ram.mem.0.3_RDATA[0] I2=servant.ram.mem.0.3_RDATA_2[1] I3=servant.ram.mem.0.3_RDATA[2] O=servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D Q=servant.ram.mem.0.3_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.cpu.cpu.decode.co_mem_word I1=servant.cpu.cpu.state.i_ctrl_misalign I2=servant.cpu.cpu.bufreg.lsb[0] I3=servant.cpu.cpu.bne_or_bge O=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[30] Q=servant.ram.mem.0.3_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[29] Q=servant.ram.mem.0.3_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[28] Q=servant.ram.mem.0.3_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[27] Q=servant.ram.mem.0.3_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[26] Q=servant.ram.mem.0.3_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[25] Q=servant.ram.mem.0.3_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[24] Q=servant.ram.mem.0.3_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[31] Q=servant.ram.mem.0.3_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.ram.o_wb_ack_SB_DFFSR_Q_D Q=servant.ram.o_wb_ack R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_ram.v:24.4-28.41|rtl/servant/servant.v:245.4-255.30|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.ram.o_wb_ack I1=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.ram.o_wb_ack_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001010000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D Q=servant.servant_mux.o_wb_cpu_ack R=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_mux.v:122.4-159.7|rtl/servant/servant.v:177.16-239.38|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I2=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[1] I3=servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[2] O=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[31] I1=servant.cpu.cpu.bufreg.data[30] I2=servant.cpu.cpu.bufreg.data[29] I3=servant.servant_mux.o_wb_cpu_ack O=servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[31] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[31] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[30] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[30] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[21] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[21] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[20] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[20] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[19] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[19] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[18] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[18] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[17] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[17] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[16] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[16] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[15] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[15] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[14] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[14] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[13] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[13] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[12] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[12] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[29] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[29] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[11] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[11] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[10] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[10] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[9] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[9] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[8] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[8] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[7] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[6] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[5] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[4] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[3] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[2] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[28] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[28] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[1] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[0] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[27] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[27] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[26] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[26] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[25] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[25] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[24] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[24] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[23] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[23] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[22] E=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E Q=servant.timer_slow.mtimecmp[22] R=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:26.2-35.5|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFR C=servant.clkgen.o_sclk D=servant.timer_slow.o_irq_SB_DFFR_Q_D Q=servant.timer_slow.o_irq R=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:52.2-56.38|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1[0] I2=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1[1] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=servant.timer_slow.o_irq_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=servant.timer_slow.mtimecmp[0] I2=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=$true O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=servant.timer_slow.mtimecmp[23] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0] I3=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] I1=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1] I2=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2] I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[0] I1=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[1] I2=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[2] I3=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1_O[3] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=servant.timer_slow.mtimecmp[29] I1=servant.timer_slow.mtimecmp[19] I2=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_CARRY CI=$true CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=servant.timer_slow.mtimecmp[0] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[1] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[2] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[3] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[4] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[5] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[6] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[7] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[8] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[9] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[10] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[11] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[12] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[13] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[14] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[15] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[16] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[17] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[18] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[19] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[20] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[21] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[22] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[23] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[24] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[25] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[26] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[27] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[28] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[29] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[30] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=servant.timer_slow.mtimecmp[31] I1=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_slow_timer.v:56.14-56.36|rtl/servant/servant.v:260.2-268.29|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[3] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 O=servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.clkgen.rst_reg[11] I3=servant.timer_slow.wr_en O=servant.timer_slow.mtimecmp_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.timer_slow.wr_en_SB_LUT4_O_I1[1] I2=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] O=servant.timer_slow.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.timer_slow.wr_en_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_D E=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_E Q=servant.u_servant_uart.fsm_uart_tx_i.cnt[3] R=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:11.1-23.5|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_1_D E=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_E Q=servant.u_servant_uart.fsm_uart_tx_i.cnt[2] R=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:11.1-23.5|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] I1=$false I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[2] I3=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:19.10-19.20|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] CO=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=servant.u_servant_uart.fsm_uart_tx_i.cnt[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:19.10-19.20|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_2_D E=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_E Q=servant.u_servant_uart.fsm_uart_tx_i.cnt[1] R=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:11.1-23.5|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] I1=$false I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[1] I3=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] O=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:19.10-19.20|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_3_D E=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_E Q=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] R=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:11.1-23.5|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] O=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] I1=$false I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[3] I3=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:19.10-19.20|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.u_servant_uart.fsm_uart_tx_i.cnt[2]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:42.2-50.4|rtl/servant/fsm_uart_tx.v:19.10-19.20|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.fsm_uart_tx_i.cnt[2] I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[1] I3=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.fsm_uart_tx_i.cnt[2] I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[1] I3=servant.u_servant_uart.fsm_uart_tx_i.cnt[0] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFR C=servant.clkgen.o_clk D=servant.u_servant_uart.i_cpu_cyc Q=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:121.5-127.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] I3=servant.u_servant_uart.i_cpu_cyc O=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[0] I3=servant.u_servant_uart.i_cpu_cyc O=servant.u_servant_uart.uart_data_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] I3=servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] O=servant.u_servant_uart.i_cpu_cyc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[31] I2=servant.cpu.cpu.bufreg.data[30] I3=servant.cpu.cpu.bufreg.data[29] O=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[6] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[6] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[5] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[5] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[4] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[4] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[3] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[3] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[2] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[2] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[1] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[1] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E Q=servant.u_servant_uart.o_cpu_rdt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I2=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[2] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_D[1] E=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_E Q=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=servant.arbiter.i_wb_cpu_dbus_we I1=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] I2=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[0] I3=servant.u_servant_uart.i_cpu_cyc O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cReceived I3=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_D[1] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I1=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[1] I2=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[2] I3=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=servant.u_servant_uart.uart_data[7] I1=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I2=servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[3] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=servant.cpu.cpu.bufreg.data[19] I2=servant.cpu.cpu.bufreg.data[18] I3=servant.cpu.cpu.bufreg.data[17] O=servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_D E=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cBitCounter[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_1_D E=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cBitCounter[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cBitCounter[1] I3=servant.u_servant_uart.u_rx.cBitCounter[0] O=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:190.28-190.43|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_2_D E=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cBitCounter[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.u_servant_uart.u_rx.cBitCounter[0] O=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cBitCounter[2] I3=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:190.28-190.43|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.u_servant_uart.u_rx.cBitCounter[0] CO=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.u_servant_uart.u_rx.cBitCounter[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:190.28-190.43|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cBitCounter_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010101110101
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cRxd E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[7] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[6] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[5] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[4] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[3] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[2] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[1] E=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E Q=servant.u_servant_uart.u_rx.cData[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cData_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[7] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[3] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=servant.cpu.cpu.bufreg.data[19] I1=servant.cpu.cpu.bufreg.data[18] I2=servant.cpu.cpu.bufreg.data[17] I3=servant.cpu.cpu.bufreg.data[16] O=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100010100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cReceived_SB_DFFESR_Q_D E=servant.u_servant_uart.u_rx.cReceived_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cReceived R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cState[2] I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1] O=servant.u_servant_uart.u_rx.cReceived_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cRxd I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1] O=servant.u_servant_uart.u_rx.cReceived_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111011101010101
.gate SB_DFFSR C=servant.clkgen.o_clk D=i_rxd Q=servant.u_servant_uart.u_rx.cRxdSyncPipe R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cRxdSyncPipe Q=servant.u_servant_uart.u_rx.cRxd R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState[2] I1=servant.u_servant_uart.u_rx.cState[1] I2=servant.u_servant_uart.u_rx.cRxd I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100100010
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D E=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cState[2] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D E=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cState[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[0] I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState[2] I1=servant.u_servant_uart.u_rx.cState[1] I2=servant.u_servant_uart.u_rx.cState[0] I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D E=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_E Q=servant.u_servant_uart.u_rx.cState[0] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1] I1=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[1] I2=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[2] I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState[2] I1=servant.u_servant_uart.u_rx.cState[1] I2=servant.u_servant_uart.u_rx.cState[0] I3=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011000000010
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cBitCounter[2] I2=servant.u_servant_uart.u_rx.cBitCounter[1] I3=servant.u_servant_uart.u_rx.cBitCounter[0] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cTimerIsZero_SB_DFFE_Q_D E=servant.clkgen.rst_reg[11] Q=servant.u_servant_uart.u_rx.cTimerIsZero
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cTimer[2] I2=servant.u_servant_uart.u_rx.cTimer[1] I3=servant.u_servant_uart.u_rx.cTimer[0] O=servant.u_servant_uart.u_rx.cTimerIsZero_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.u_servant_uart.u_rx.cTimerIsZero I2=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] I3=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I3[3] O=servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010111111101
.gate SB_LUT4 I0=servant.clkgen.rst_reg[11] I1=servant.u_servant_uart.u_rx.cTimerIsZero I2=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_1_I2[2] I3=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000000100000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100111100
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111110011
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState[2] I1=servant.u_servant_uart.u_rx.cState[1] I2=servant.u_servant_uart.u_rx.cRxd I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000001
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_D E=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_E Q=servant.u_servant_uart.u_rx.cTimer[0] R=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D E=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_E Q=servant.u_servant_uart.u_rx.cTimer[1] R=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cState[2] I1=servant.u_servant_uart.u_rx.cState[1] I2=servant.u_servant_uart.u_rx.cState[0] I3=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011000000100
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cTimer[1] I2=$true I3=servant.u_servant_uart.u_rx.cTimer[0] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:183.23-183.33|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.u_rx.cTimer[0] I3=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_D E=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_E Q=servant.u_servant_uart.u_rx.cTimer[2] S=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:144.1-227.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] I1=servant.u_servant_uart.u_rx.cTimer[2] I2=$true I3=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_D_SB_LUT4_O_I3 O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:183.23-183.33|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100010100
.gate SB_CARRY CI=servant.u_servant_uart.u_rx.cTimer[0] CO=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_D_SB_LUT4_O_I3 I0=servant.u_servant_uart.u_rx.cTimer[1] I1=$true
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:89.7-96.6|rtl/servant/SerialReceiver.v:183.23-183.33|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.u_rx.cState[2] I2=servant.u_servant_uart.u_rx.cState[1] I3=servant.u_servant_uart.u_rx.cState[0] O=servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[7] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[6] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.o_sh_done_r E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[4] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[3] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[2] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[1] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.u_servant_uart.uart_data_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] E=servant.u_servant_uart.uart_hp_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_hp
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.arbiter.i_wb_cpu_dbus_we I2=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] I3=servant.u_servant_uart.i_cpu_cyc O=servant.u_servant_uart.uart_hp_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_data[4] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_hp_SB_LUT4_I2_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[12] I1=servant.inst_servant_estu.data_last_layer[4] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_hp_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.cpu.cpu.bufreg2.dat[0] Q=servant.u_servant_uart.uart_if_send R=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:132.5-156.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cReady I1=servant.u_servant_uart.uart_if_send I2=servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[2] I3=servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] O=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFER C=servant.clkgen.o_clk D=servant.u_servant_uart.u_rx.cData[0] E=servant.u_servant_uart.u_rx.cReceived Q=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[1] R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:104.5-118.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_hp I1=servant.u_servant_uart.uart_data[0] I2=servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] I3=servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] O=servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_D E=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[3] Q=servant.u_servant_uart.uart_transmitter.cBitIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_1_D E=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[3] Q=servant.u_servant_uart.uart_transmitter.cBitIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitIndex[1] I3=servant.u_servant_uart.uart_transmitter.cBitIndex[0] O=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:189.26-189.39|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_2_D E=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[3] Q=servant.u_servant_uart.uart_transmitter.cBitIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.u_servant_uart.uart_transmitter.cBitIndex[0] O=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitIndex[2] I3=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_D_SB_LUT4_O_I3 O=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:189.26-189.39|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=servant.u_servant_uart.uart_transmitter.cBitIndex[0] CO=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBitIndex[1]
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:189.26-189.39|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitSent_SB_DFF_Q_D Q=servant.u_servant_uart.uart_transmitter.cBitSent
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:140.1-157.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitTimer[1] I3=servant.u_servant_uart.uart_transmitter.cBitTimer[0] O=servant.u_servant_uart.uart_transmitter.cBitSent_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitSent I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] O=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_D Q=servant.u_servant_uart.uart_transmitter.cBitTimer[1] R=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:140.1-157.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_1_D Q=servant.u_servant_uart.uart_transmitter.cBitTimer[0] R=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:140.1-157.8|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=servant.u_servant_uart.uart_transmitter.cBitTimer[0] O=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitTimer[1] I3=servant.u_servant_uart.uart_transmitter.cBitTimer[0] O=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cBitSent I3=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1] O=servant.u_servant_uart.uart_transmitter.cBitTimer_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[7] R=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[7] I1=servant.u_servant_uart.uart_data[7] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000001100
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cState[1] I3=servant.u_servant_uart.uart_transmitter.cState[0] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[6] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[5] I1=servant.u_servant_uart.uart_data[5] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001111110011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_2_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[5] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[4] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_data[3] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[11] I1=servant.inst_servant_estu.data_last_layer[3] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[3] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_data[2] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[10] I1=servant.inst_servant_estu.data_last_layer[2] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[2] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_data[1] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[9] I1=servant.inst_servant_estu.data_last_layer[1] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D E=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cBuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[1] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_hp I2=servant.u_servant_uart.uart_data[0] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[8] I1=servant.inst_servant_estu.data_last_layer[0] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[2] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cBuffer[7] I2=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] I3=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=servant.inst_servant_estu.data_last_layer[6] I1=servant.u_servant_uart.uart_data[6] I2=servant.u_servant_uart.uart_hp I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001111110011
.gate SB_DFFE C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_D E=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E Q=servant.u_servant_uart.uart_transmitter.cReady
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cReady I1=servant.u_servant_uart.uart_transmitter.cState[1] I2=servant.u_servant_uart.uart_transmitter.cState[0] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] O=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100001100
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cState[1] I1=servant.u_servant_uart.uart_transmitter.cBitSent I2=servant.u_servant_uart.uart_transmitter.cState[0] I3=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010101101
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cBitIndex[2] I1=servant.u_servant_uart.uart_transmitter.cBitIndex[1] I2=servant.u_servant_uart.uart_transmitter.cBitIndex[0] I3=servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[3] O=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cReady I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[3] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_DFFESR C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_D E=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_E Q=servant.u_servant_uart.uart_transmitter.cState[1] R=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cState[1] I3=servant.u_servant_uart.uart_transmitter.cState[0] O=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cBitSent I1=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] I3=servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000101110
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_transmitter.cState[1] I3=servant.u_servant_uart.uart_transmitter.cState[0] O=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESS_Q_D E=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_E Q=servant.u_servant_uart.uart_transmitter.cState[0] S=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:160.1-217.12|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cReady I1=servant.u_servant_uart.uart_transmitter.cState[1] I2=servant.u_servant_uart.uart_transmitter.cState[0] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] O=servant.u_servant_uart.uart_transmitter.cState_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110011001100
.gate SB_DFF C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_transmitter.cnTxd_SB_DFF_Q_D Q=servant.u_servant_uart.uart_transmitter.cnTxd
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:61.2-66.19|rtl/servant/SerialTransmitter.v:220.1-230.7|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_transmitter.cState[1] I2=servant.u_servant_uart.uart_transmitter.cBuffer[0] I3=servant.u_servant_uart.uart_transmitter.cState[0] O=servant.u_servant_uart.uart_transmitter.cnTxd_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001100
.gate SB_DFFSR C=servant.clkgen.o_clk D=servant.u_servant_uart.uart_wren_SB_DFFSR_Q_D Q=servant.u_servant_uart.uart_wren R=servant.cpu.cpu.ctrl.i_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/servant/soc.v:47.5-59.10|rtl/servant/servant_uart.v:35.5-39.95|rtl/servant/servant.v:361.5-373.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[0] I3=servant.u_servant_uart.uart_if_send_SB_DFFSR_Q_R[1] O=servant.u_servant_uart.uart_wren_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_hp I2=servant.u_servant_uart.uart_wren I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cReady I1=servant.u_servant_uart.uart_hp I2=servant.u_servant_uart.uart_wren I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001101001111
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cState[0] I1=servant.u_servant_uart.uart_transmitter.cReady I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3] O=servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001011101
.gate SB_LUT4 I0=servant.u_servant_uart.uart_transmitter.cState[1] I1=servant.u_servant_uart.uart_transmitter.cBitSent I2=servant.u_servant_uart.uart_transmitter.cState[0] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011101010010
.gate SB_LUT4 I0=$false I1=servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] I2=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[2] O=servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=servant.clkgen.rst_reg[11] I2=servant.u_servant_uart.fsm_uart_tx_i.cnt[3] I3=servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[3] O=servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110011
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_6[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2_SB_LUT4_I0_O[0]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_4[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[4] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_10_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_10_O[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names $false servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_spi.spi.counter_clk[0] servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.rf_ram_if.rdata0[2] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[0]
1 1
.names servant.cpu.rf_ram.regzero servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[1]
1 1
.names servant.cpu.rf_ram.rdata[1] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[3]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_2[2]
1 1
.names servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[0] servant.u_servant_uart.uart_wren_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[4] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_10_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_10_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.o_valid_last_layer servant.inst_servant_estu.valid_ll_SB_DFFESR_Q_R[0]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[0]
1 1
.names servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[2] servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_DFFE_Q_E[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_3[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.mm_external_wren_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[3] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_11_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_11_O[2]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D[0]
1 1
.names servant.cpu.cpu.decode.opcode[2] servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[29] servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names servant.gpio.o_wb_rdt[29] servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_4[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O[0]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_1_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[134] servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.matmul_ss_id servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_E[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[3] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_11_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_11_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[134] servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.en servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.en_pipe[3] servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names servant.cpu.cpu.immdec.imm30_25[3] servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.3_RDATA_1_SB_LUT4_I1_O[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
1 1
.names servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I3 servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_8[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.ram.mem.0.0_RDATA_8[2]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_1[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.mem_if.signbit servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.mem_if.dat_valid servant.cpu.cpu.mem_if.signbit_SB_DFFE_Q_D[2]
1 1
.names servant.inst_servant_estu.inst_estu.valid_instr servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1] servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.ram.mem.0.0_RDATA_8_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.imm30_25[2] servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.decode.op26_SB_DFFE_Q_D[1]
1 1
.names servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[2] servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[3]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_5[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
1 1
.names servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3 servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_12_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_12_O[2]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_3[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.ram.mem.0.0_RDATA_3[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
1 1
.names servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.matmul_ss_id servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.pipe_valid_data[3] servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.decode.opcode[2] servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_9[2]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.branch_op_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.branch_op_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[2] servant.cpu.cpu.branch_op_SB_DFFE_Q_D[3]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[4] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D[0]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
1 1
.names servant.inst_servant_estu.data_last_layer[5] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state[3] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state[1] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state[0] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names servant.cpu.cpu.immdec.imm30_25[1] servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.3_RDATA_3_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.valid_instr servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.state.init_done_SB_DFFESR_Q_E[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.immdec.imm31_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_3[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[23] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_5[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[0]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8_SB_LUT4_I2_O[3]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names servant.u_servant_uart.o_cpu_rdt[7] servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
1 1
.names servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[22] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[2] servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
1 1
.names servant.u_servant_uart.o_cpu_rdt[6] servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
1 1
.names servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[0] servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
1 1
.names servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3 servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[21] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[2]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_1[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[1]
1 1
.names servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3 servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[20] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[1] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_13_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_13_O[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[19] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[7] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[1] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_13_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_13_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[18] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[3] servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.cpu.alu.cmp_r_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[2] servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_2[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[16] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_7[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[2] servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[0]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[15] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_8_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_12_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_12_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[14] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.decode.op26 servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
1 1
.names servant.cpu.cpu.ctrl.pc_plus_offset_cy_r servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[0]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_I2[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[13] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_10_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O[1]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
1 1
.names servant.inst_servant_spi.mm_spi_adr[12] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_11_D_SB_LUT4_O_I2[2]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_5[1]
1 1
.names servant.cpu.cpu.state.genblk1.misalign_trap_sync_r servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0[2] servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1] servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names servant.cpu.cpu.immdec.imm30_25[4] servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.3_RDATA_6_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[11] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_12_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_spi.wb_ack servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[0] servant.clkgen.o_wb_clkgen_ack_SB_LUT4_I3_O[2]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_6[1]
1 1
.names $false servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[10] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_13_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[4] servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_SB_LUT4_I1_O[1]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[9] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA[1]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[3]
1 1
.names servant.cpu.cpu.immdec.imm24_20[2] servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.decode.op21_SB_DFFE_Q_D[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[17] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_2[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[6] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.timer_slow.wr_en_SB_LUT4_O_I1[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[0] servant.timer_slow.wr_en_SB_LUT4_O_I1[2]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] servant.timer_slow.wr_en_SB_LUT4_O_I1[3]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.immdec.imm24_20_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
1 1
.names servant.inst_servant_estu.o_cpu_ack_d servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[0]
1 1
.names servant.inst_servant_estu.o_cpu_ack_int servant.inst_servant_estu.o_cpu_ack_int_SB_LUT4_I1_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[2]
1 1
.names servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] servant.inst_servant_spi.wb_ack_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_4_D[0]
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_4_D[1]
1 1
.names servant.cpu.cpu.immdec.imm30_25[5] servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.read_flag_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[0]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[1]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[0]
1 1
.names servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_2_O[3]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] servant.inst_servant_spi.wb_ack_SB_LUT4_I0_I2[1]
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3[0]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3[1]
1 1
.names servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[1] servant.cpu.cpu.ctrl.pc_SB_LUT4_I0_I3[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cBitIndex[2] servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBitIndex[1] servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[1]
1 1
.names servant.u_servant_uart.uart_transmitter.cBitIndex[0] servant.u_servant_uart.uart_transmitter.cBitIndex_SB_DFFE_Q_E[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cBitSent servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] servant.u_servant_uart.uart_transmitter.cReady_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[2]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_5_D[0]
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_5_D[1]
1 1
.names servant.clkgen.rst_reg[11] servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[11] servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_1_I2[0]
1 1
.names servant.u_servant_uart.u_rx.cTimerIsZero servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_1_I2[1]
1 1
.names servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_1_I2[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[8] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[0]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[3]
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[0]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.cpu.genblk3.csr.mie_mtie_SB_DFFESR_Q_D[1]
1 1
.names servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[0]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I1[2]
1 1
.names servant.inst_servant_spi.spi_byte_valid_d servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_O[0]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_8[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[13] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_1_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_1_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_spi.mm_spi_adr[7] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_16_D_SB_LUT4_O_I2[2]
1 1
.names servant.u_servant_uart.u_rx.cState[2] servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cState[1] servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.u_rx.cState[0] servant.u_servant_uart.u_rx.cTimer_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[6] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_17_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D[2] servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3[2]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[0]
1 1
.names servant.inst_servant_spi.spi.state[4] servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[1]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.spi_ss_reg_SB_DFFESR_Q_R[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[5] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_18_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.cnt_SB_DFFESR_Q_E[0]
1 1
.names servant.cpu.cpu.genblk3.csr.mstatus_mie servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[1] servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[4] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_19_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_spi.spi.counter_send[0] servant.inst_servant_spi.spi.SPI_SCK_SB_DFFESR_Q_R[0]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[0]
1 1
.names servant.cpu.cpu.decode.imm30 servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_O[2]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3[0]
1 1
.names servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_20_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.bufreg.c_r servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.cpu.bufreg.c_r_SB_LUT4_I0_I1[2]
1 1
.names servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[2] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[2] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
1 1
.names servant.cpu.cpu.decode.op26 servant.cpu.cpu.decode.op22_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[2] servant.cpu.cpu.decode.op22_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[2] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_21_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.decode.opcode[2] servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[0]
1 1
.names servant.cpu.cpu.decode.opcode[1] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[2]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[1] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] servant.inst_servant_spi.o_wb_spi_rdt_SB_DFFE_Q_22_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[0] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.state.o_cnt_r[0] servant.cpu.cpu.decode.op22_SB_LUT4_I2_I3[0]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.1_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[13] servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[0]
1 1
.names servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[3] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[3]
1 1
.names servant.u_servant_uart.u_rx.cState[2] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cState[0] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[0] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_spi.mm_spi_valid servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O[0]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.1_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[2] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2[0]
1 1
.names servant.inst_servant_spi.spi.state[4] servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[1]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.genblk3.csr.mcause31_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm31 servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names servant.cpu.cpu.immdec.imm11_7[4] servant.cpu.rf_ram.memory.0.0_WADDR_8[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.1_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
1 1
.names servant.cpu.cpu.decode.op21 servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[12] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_2_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[0] servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[0] servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.cpu.immdec.imm31_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I2[2] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names $false servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
1 1
.names $false servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[1] servant.cpu.cpu.csr_imm_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[116] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[2] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[117] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[3] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bne_or_bge_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[12] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_2_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[0]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_7_D_SB_LUT4_O_I1[3]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.decode.co_mem_word_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[119] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.ctrl_acc_clr_and_go[5] servant.inst_servant_estu.inst_estu.block_rd_cnt_lif_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[0]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[0]
1 1
.names servant.cpu.cpu.decode.op26 servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[1]
1 1
.names servant.cpu.cpu.decode.op22_SB_LUT4_I2_O_SB_LUT4_I2_O[1] servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[3]
1 1
.names servant.inst_servant_estu.inst_estu.wr_en_intmem1 servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.mm_external_wren[0] servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_mem_address[0] servant.inst_servant_estu.inst_estu.INT_MEM1_WREN_SB_LUT4_O_I3[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
1 1
.names servant.clkgen.rst_reg[11] servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[11] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_3_O[2]
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.rf_ram_if.genblk1.wtrig0_r servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.rf_ram.memory.0.0_WADDR_6_SB_LUT4_O_I2[3]
1 1
.names servant.inst_servant_spi.spi.state[4] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_O[1]
1 1
.names servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_O[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[3]
1 1
.names $false servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
1 1
.names servant.inst_servant_spi.spi.counter_send[17] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
1 1
.names servant.inst_servant_spi.spi.counter_send_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_spi.spi.state[4] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[11] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_3_O[2]
1 1
.names servant.inst_servant_spi.spi.state[5] servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[87] servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.en_pipe[1] servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.genblk3.csr.timer_irq_r servant.cpu.cpu.genblk3.csr.timer_irq_r_SB_DFFE_Q_D[0]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[0]
1 1
.names servant.inst_servant_spi.spi.state[0] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[2] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I3[3]
1 1
.names $false servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names servant.timer_slow.mtimecmp[0] servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names $true servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
1 1
.names servant.inst_servant_spi.spi.words_to_read_reg_sub1[3] servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[0]
1 1
.names servant.inst_servant_spi.spi.counter_send[3] servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[1]
1 1
.names servant.inst_servant_spi.mm_mem_address[1] servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[0]
1 1
.names servant.inst_servant_spi.mm_mem_address[0] servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_spi.spi_byte_valid_d_SB_DFFSR_Q_D[1] servant.inst_servant_spi.spi_byte_valid_d_SB_LUT4_I1_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[10] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_4_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_4_O[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_4[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR[1]
1 1
.names servant.inst_servant_spi.spi.counter_send[6] servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_spi.spi.words_to_read_reg_sub1[6] servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[137] servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.en servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.en_pipe[3] servant.inst_servant_estu.inst_estu.pipe_valid_addr_stack_d1_SB_LUT4_I3_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBitSent servant.u_servant_uart.uart_transmitter.cState_SB_DFFESR_Q_R[0]
1 1
.names servant.cpu.cpu.immdec.imm30_25[0] servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10_SB_LUT4_I0_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] servant.u_servant_uart.i_cpu_cyc_SB_LUT4_O_I2[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_13[2]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3[2] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names servant.inst_servant_spi.spi.words_to_read_reg_sub1[12] servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
1 1
.names servant.inst_servant_spi.spi.counter_send[12] servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_10[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_7_D[0]
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_7_D[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_12_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_6_D[0]
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d_SB_DFF_Q_6_D[1]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_1[1]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_11[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[10] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_4_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_4_O[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_6[2]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_1_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.data_last_layer[0] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.u_servant_uart.u_rx.cTimer[2] servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[1]
1 1
.names $true servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[2]
1 1
.names servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_D_SB_LUT4_O_I3 servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.en_toggle servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[2] servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2[1]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_5[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[136] servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.en servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[87] servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[1]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[3] servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[2]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_I3[3]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[9] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_5_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_5_O[2]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_15[1]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.rf_ram.memory.0.0_WADDR_5_SB_LUT4_O_I2[1]
1 1
.names $false servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names $false servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14[2]
1 1
.names $false servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names $false servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[0] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I0_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I0_O[2]
1 1
.names $false servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names $false servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_I1_CO servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_14_SB_LUT4_I0_O[0]
1 1
.names $false servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[0]
1 1
.names $false servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3[3]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_3[1]
1 1
.names $false servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
1 1
.names $false servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.branch_op_SB_DFFE_Q_D_SB_LUT4_I2_I3_SB_CARRY_I1_CO servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.slow_stream_out servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] servant.inst_servant_estu.o_cpu_rdt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[2] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D_SB_LUT4_I3_O[3]
1 1
.names servant.inst_servant_spi.spi.counter_clk[2] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
1 1
.names servant.inst_servant_spi.spi.counter_clk[1] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
1 1
.names servant.inst_servant_spi.spi.counter_clk[0] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[1]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA_8[1]
1 1
.names servant.u_servant_uart.u_rx.cReceived servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.inst_servant_spi.spi.state[4] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[2] servant.ram.mem.0.1_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin servant.inst_servant_estu.inst_estu.o_valid_last_layer_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[1] servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.0_RDATA_SB_LUT4_I1_O[1]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.ram.mem.0.3_WCLKE_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.spi.counter_send[4] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
1 1
.names servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[1] servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]
1 1
.names servant.inst_servant_spi.spi.counter_send[3] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names servant.inst_servant_spi.spi.valid_SB_DFFESR_Q_D[2] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[9] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_5_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_5_O[2]
1 1
.names servant.cpu.cpu.state.o_cnt_r[3] servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.state.o_cnt_r[2] servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.state.init_done servant.cpu.cpu.alu.i_en_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.samples_d[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.en servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[0]
1 1
.names servant.inst_servant_estu.inst_estu.en_toggle2 servant.inst_servant_estu.inst_estu.en_datapath_SB_LUT4_O_I1[1]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.decode.opcode[2] servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA[1]
1 1
.names servant.inst_servant_spi.spi.counter_send[6] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_spi.spi.counter_send[5] servant.inst_servant_spi.spi.state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.u_rx.cState[2] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[5] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[2]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1[2]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.csr_d_sel_SB_DFFE_Q_D[1]
1 1
.names servant.inst_servant_spi.spi.state[1] servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[0]
1 1
.names servant.inst_servant_spi.spi_rd_ack servant.inst_servant_spi.mm_spi_start_d_SB_LUT4_I3_2_O[1]
1 1
.names servant.ram.mem.0.2_RDATA_4[1] servant.ram.mem.0.2_RDATA_8[1]
1 1
.names servant.u_servant_uart.uart_data[4] servant.u_servant_uart.uart_hp_SB_LUT4_I2_I3[0]
1 1
.names servant.u_servant_uart.uart_hp servant.u_servant_uart.uart_hp_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.timestep[2] servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.inst_estu.o_valid_last_layer servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.data_last_layer[12] servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[0]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.u_servant_uart.uart_wren_SB_LUT4_I2_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[8] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_6_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_6_O[2]
1 1
.names servant.inst_servant_spi.spi.state[1] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[0]
1 1
.names servant.inst_servant_spi.spi.state[0] servant.inst_servant_spi.spi.SPI_SCK_SB_LUT4_I0_I2[1]
1 1
.names servant.u_servant_uart.uart_hp servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_data[0] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.state.o_cnt_r[3] servant.cpu.cpu.decode.op22_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.state.o_cnt[2] servant.cpu.cpu.decode.op22_SB_LUT4_I3_O[1]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.uart_data[6] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_spi.spi.read_addr_reg[23] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_spi.spi.cmd[7] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cState[0] servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cReady servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
1 1
.names servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[3] servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
1 1
.names servant.u_servant_uart.uart_data[5] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names servant.u_servant_uart.uart_data[4] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names servant.u_servant_uart.uart_data[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_hp servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.clkgen.o_wb_clkgen_ack_SB_DFFSR_Q_D[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[2] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.uart_data[3] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_spi.spi.state[5] servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names servant.u_servant_uart.uart_data[2] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names servant.u_servant_uart.uart_data[2] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_hp servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[8] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_6_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_6_O[2]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[3] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.uart_data[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[1] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.u_servant_uart.o_cpu_rdt_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names servant.u_servant_uart.uart_data[3] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_hp servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.immdec.imm24_20[3] servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.decode.op22_SB_DFFE_Q_D[1]
1 1
.names servant.cpu.cpu.state.o_cnt_r[3] servant.cpu.rf_ram_if.rgnt_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.rf_ram_if.rgnt_SB_LUT4_I1_O[1]
1 1
.names servant.ram.o_wb_ack servant.cpu.cpu.state.ibus_cyc_SB_LUT4_I3_O[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer[4] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFESR_Q_R[1] servant.u_servant_uart.uart_transmitter.cBuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.uart_if_send_SB_LUT4_I1_O[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2_SB_LUT4_I0_O[3]
1 1
.names servant.inst_servant_spi.spi_debug_reg[7] servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[0]
1 1
.names servant.inst_servant_spi.mm_mem_address[7] servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[2] servant.u_servant_uart.i_cpu_cyc_SB_LUT4_I3_I2[3]
1 1
.names servant.timer_slow.mtimecmp[23] servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names servant.clkgen.rst_reg[11] servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cTimerIsZero servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I3[1]
1 1
.names servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I2[0] servant.u_servant_uart.u_rx.cTimerIsZero_SB_LUT4_I1_I3[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names servant.ram.mem.0.3_WCLKE servant.ram.mem.0.0_RDATA_2_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.uart_data[7] servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[0]
1 1
.names servant.inst_servant_spi.mm_spi_valid_SB_LUT4_I1_I2[0] servant.u_servant_uart.u_rx.cReceived_SB_DFFER_E_Q[2]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
1 1
.names servant.inst_servant_estu.data_last_layer[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1_SB_LUT4_I0_O[0]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[1] servant.cpu.cpu.alu.add_cy_r_SB_LUT4_I1_1_O[0]
1 1
.names servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1] servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[0]
1 1
.names servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] servant.u_servant_uart.u_rx.cTimer_SB_DFFESS_Q_S[3]
1 1
.names servant.clkgen.rst_reg[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RDATA_1[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[0]
1 1
.names servant.inst_servant_spi.spi.state[1] servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[1]
1 1
.names servant.inst_servant_spi.spi_rd_ack servant.inst_servant_spi.spi_rd_ack_SB_LUT4_I2_1_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[7] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_7_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_7_O[2]
1 1
.names servant.cpu.cpu.immdec.imm11_7[1] servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.rf_ram_if.wen0_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.state.genblk1.misalign_trap_sync_r servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O[1] servant.cpu.cpu.state.stage_two_req_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[137] servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data servant.inst_servant_estu.inst_estu.clr_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_spi.spi.state[5] servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_spi.spi.state[2] servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 servant.inst_servant_spi.spi.counter_clk_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.genblk3.csr.o_new_irq servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0[3] servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.state.genblk1.misalign_trap_sync_r servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.genblk3.csr.o_new_irq servant.cpu.cpu.decode.op21_SB_LUT4_I2_O[0]
1 1
.names servant.inst_servant_estu.mm_start_inference servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D[0]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.pointer[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_RADDR_SB_LUT4_O_1_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[7] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_7_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_7_O[2]
1 1
.names servant.cpu.cpu.decode.op21 servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
1 1
.names servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.alu.cmp_r servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[0]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_I3[3] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_I2[2]
1 1
.names servant.cpu.cpu.genblk3.csr.o_new_irq servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3[0]
1 1
.names servant.cpu.cpu.state.init_done servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR_1[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.inst_servant_estu.inst_estu.input_adr[2] servant.inst_servant_estu.inst_estu.load_input_stack_entries1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WADDR[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.decode.opcode[2] servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.state.init_done_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_WCLKE_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[0]
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[6] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_8_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_8_O[2]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.alu.add_cy_r servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[0] servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[0]
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O[1] servant.inst_servant_estu.inst_estu.en_SB_DFFSR_Q_R[1]
1 1
.names servant.inst_servant_estu.inst_estu.end_inference_SB_LUT4_O_I2[3] servant.inst_servant_estu.inst_estu.first_timestep_SB_LUT4_O_I2[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_D[0]
1 1
.names servant.u_servant_uart.u_rx.cState[2] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names servant.u_servant_uart.u_rx.cState[1] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names servant.u_servant_uart.u_rx.cState[0] servant.u_servant_uart.u_rx.cState_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_I3[0]
1 1
.names servant.cpu.cpu.decode.opcode[0] servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_I3[1]
1 1
.names servant.cpu.cpu.immdec.imm7 servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_I3[2]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[0]
1 1
.names servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] servant.cpu.cpu.genblk3.csr.mstatus_mie_SB_LUT4_I0_I3[2]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.immdec.imm7_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.immdec.imm24_20[1] servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.2_RDATA_6_SB_LUT4_I1_O[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[0]
1 1
.names servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_I2[1] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[2]
1 1
.names servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O[3]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA_8[1]
1 1
.names servant.cpu.cpu.immdec.imm30_25[0] servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.ram.mem.0.3_RDATA_8_SB_LUT4_I1_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[6] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_8_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_8_O[2]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O[0]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O[1]
1 1
.names servant.u_servant_uart.uart_transmitter.cReady servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[0]
1 1
.names servant.u_servant_uart.uart_transmitter.cState[1] servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[1]
1 1
.names servant.u_servant_uart.uart_transmitter.cState[0] servant.u_servant_uart.uart_wren_SB_LUT4_I2_1_O[2]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1_SB_LUT4_I0_O[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names servant.cpu.cpu.genblk3.csr.mstatus_mpie_SB_LUT4_I0_I1[2] servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.genblk3.csr.mcause3_0_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] servant.cpu.cpu.state.o_ctrl_jump_SB_LUT4_I1_O[1]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I1_O[1]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_O[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_O[1] servant.cpu.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2_O[2]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_4[1]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext_SB_LUT4_O_I2[0]
1 1
.names servant.inst_servant_estu.o_cpu_ack_dd_SB_LUT4_I1_I3[1] servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext_SB_LUT4_O_I2[2]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem1[5] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_9_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM1_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem1_SB_LUT4_I2_9_O[2]
1 1
.names servant.ram.mem.0.3_RDATA_2[1] servant.ram.mem.0.3_RDATA[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.op22_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.decode.op22_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.csr_imm_SB_LUT4_I3_O[3] servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.2_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] servant.ram.mem.0.2_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.ram.mem.0.2_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_6[1]
1 1
.names servant.ram.mem.0.1_RDATA_6[1] servant.ram.mem.0.1_RDATA[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[1]
1 1
.names servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_I3[2] servant.ram.mem.0.1_RDATA_SB_LUT4_I1_O[3]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.decode.op26_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
1 1
.names servant.clkgen.rst_reg[11] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_3_D[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_1[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.last_instr_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3] servant.inst_servant_estu.inst_estu.u_fsm_estu.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.arbiter.i_wb_cpu_dbus_we_SB_DFFE_Q_D[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.mem_if.signbit_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I1_O[1] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[5] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names servant.ram.mem.0.0_RDATA_2[1] servant.ram.mem.0.0_RDATA_5[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] servant.cpu.cpu.bufreg2.o_sh_done_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D[0]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3 servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.decode.opcode_SB_DFFE_Q_2_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names servant.ram.mem.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_I3[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
1 1
.names servant.cpu.cpu.state.init_done_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D[0]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
1 1
.names servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.decode.opcode_SB_DFFE_Q_1_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
1 1
.names servant.inst_servant_estu.inst_estu.rd_addr_intmem2[5] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_9_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.INT_MEM2_MASKWREN[2] servant.inst_servant_estu.inst_estu.wr_en_intmem2_SB_LUT4_I2_9_O[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O[0]
1 1
.names servant.cpu.cpu.bufreg.i_en_SB_LUT4_O_I0[2] servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O[2]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.bufreg.lsb_SB_LUT4_I2_O[3]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_I1_I2[3] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_spi.wb_cyc_d_SB_DFFSR_Q_D[3] servant.inst_servant_estu.mm_start_inference_SB_DFFESR_Q_R_SB_LUT4_I2_3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names servant.clkgen.rst_reg[11] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names servant.timer_slow.o_irq_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names servant.timer_slow.wr_en_SB_LUT4_O_I1[1] servant.cpu.cpu.decode.op21_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 servant.cpu.cpu.decode.op21_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names servant.cpu.cpu.decode.imm30_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] servant.cpu.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
1 1
.names servant.cpu.rf_ram.rdata[0] servant.cpu.rf_ram.memory.0.0_RDATA[1]
1 1
.names servant.cpu.rf_ram.rdata[2] servant.cpu.rf_ram.memory.0.0_RDATA[5]
1 1
.names servant.cpu.rf_ram.rdata[1] servant.cpu.rf_ram.memory.0.0_RDATA[9]
1 1
.names servant.cpu.rf_ram.rdata[3] servant.cpu.rf_ram.memory.0.0_RDATA[13]
1 1
.names servant.ram.mem.0.3_RDATA_8[2] servant.ram.mem.0.3_RDATA_7[0]
1 1
.names servant.ram.mem.0.3_RDATA_6[2] servant.ram.mem.0.3_RDATA_7[2]
1 1
.names servant.ram.mem.0.3_RDATA_5[2] servant.ram.mem.0.3_RDATA_7[4]
1 1
.names servant.ram.mem.0.3_RDATA_4[2] servant.ram.mem.0.3_RDATA_7[6]
1 1
.names servant.ram.mem.0.3_RDATA_3[2] servant.ram.mem.0.3_RDATA_7[8]
1 1
.names servant.ram.mem.0.3_RDATA_2[2] servant.ram.mem.0.3_RDATA_7[10]
1 1
.names servant.ram.mem.0.3_RDATA_1[2] servant.ram.mem.0.3_RDATA_7[12]
1 1
.names servant.ram.mem.0.3_RDATA[2] servant.ram.mem.0.3_RDATA_7[14]
1 1
.names servant.ram.mem.0.2_RDATA_8[2] servant.ram.mem.0.2_RDATA_7[0]
1 1
.names servant.ram.mem.0.2_RDATA_6[2] servant.ram.mem.0.2_RDATA_7[2]
1 1
.names servant.ram.mem.0.2_RDATA_5[2] servant.ram.mem.0.2_RDATA_7[4]
1 1
.names servant.ram.mem.0.2_RDATA_4[2] servant.ram.mem.0.2_RDATA_7[6]
1 1
.names servant.ram.mem.0.2_RDATA_3[2] servant.ram.mem.0.2_RDATA_7[8]
1 1
.names servant.ram.mem.0.2_RDATA_2[2] servant.ram.mem.0.2_RDATA_7[10]
1 1
.names servant.ram.mem.0.2_RDATA_1[2] servant.ram.mem.0.2_RDATA_7[12]
1 1
.names servant.ram.mem.0.2_RDATA[2] servant.ram.mem.0.2_RDATA_7[14]
1 1
.names servant.ram.mem.0.1_RDATA_8[2] servant.ram.mem.0.1_RDATA_7[0]
1 1
.names servant.ram.mem.0.1_RDATA_6[2] servant.ram.mem.0.1_RDATA_7[2]
1 1
.names servant.ram.mem.0.1_RDATA_5[2] servant.ram.mem.0.1_RDATA_7[4]
1 1
.names servant.ram.mem.0.1_RDATA_4[2] servant.ram.mem.0.1_RDATA_7[6]
1 1
.names servant.ram.mem.0.1_RDATA_3[2] servant.ram.mem.0.1_RDATA_7[8]
1 1
.names servant.ram.mem.0.1_RDATA_2[2] servant.ram.mem.0.1_RDATA_7[10]
1 1
.names servant.ram.mem.0.1_RDATA_1[2] servant.ram.mem.0.1_RDATA_7[12]
1 1
.names servant.ram.mem.0.1_RDATA[2] servant.ram.mem.0.1_RDATA_7[14]
1 1
.names servant.ram.mem.0.0_RDATA_8[3] servant.ram.mem.0.0_RDATA_7[0]
1 1
.names servant.ram.mem.0.0_RDATA_6[2] servant.ram.mem.0.0_RDATA_7[2]
1 1
.names servant.ram.mem.0.0_RDATA_5[2] servant.ram.mem.0.0_RDATA_7[4]
1 1
.names servant.ram.mem.0.0_RDATA_4[2] servant.ram.mem.0.0_RDATA_7[6]
1 1
.names servant.ram.mem.0.0_RDATA_3[3] servant.ram.mem.0.0_RDATA_7[8]
1 1
.names servant.ram.mem.0.0_RDATA_2[2] servant.ram.mem.0.0_RDATA_7[10]
1 1
.names servant.ram.mem.0.0_RDATA_1[2] servant.ram.mem.0.0_RDATA_7[12]
1 1
.names servant.ram.mem.0.0_RDATA[2] servant.ram.mem.0.0_RDATA_7[14]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_8[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_6[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_5[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[4]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_4[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[6]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_3[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[8]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_2[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[10]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_1[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[12]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ram.0.0_RDATA_7[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.dat_SB_DFFE_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[4]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[5]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[6]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[7]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[8]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[9]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[10]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[11]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[12]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[13]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.ram.0.0_WCLKE_SB_LUT4_I3_O[14]
1 1
.names servant.gpio.o_gpio_reg[0] led[0]
1 1
.names servant.gpio.o_gpio_reg[1] led[1]
1 1
.names servant.gpio.o_gpio_reg[2] led[2]
1 1
.names servant.gpio.o_gpio_reg[3] led[3]
1 1
.names servant.inst_servant_spi.spi.SPI_MOSI o_flash_mosi
1 1
.names servant.inst_servant_spi.spi.SPI_SCK o_flash_sck
1 1
.names servant.inst_servant_spi.spi.spi_ss_reg o_flash_ss
1 1
.names servant.ram.o_wb_ack servant.arbiter.i_wb_cpu_ack
1 1
.names $false servant.arbiter.i_wb_cpu_dbus_adr[0]
1 1
.names $false servant.arbiter.i_wb_cpu_dbus_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.arbiter.i_wb_cpu_dbus_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.arbiter.i_wb_cpu_dbus_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.arbiter.i_wb_cpu_dbus_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.arbiter.i_wb_cpu_dbus_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.arbiter.i_wb_cpu_dbus_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.arbiter.i_wb_cpu_dbus_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.arbiter.i_wb_cpu_dbus_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.arbiter.i_wb_cpu_dbus_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.arbiter.i_wb_cpu_dbus_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.arbiter.i_wb_cpu_dbus_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.arbiter.i_wb_cpu_dbus_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.arbiter.i_wb_cpu_dbus_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.arbiter.i_wb_cpu_dbus_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.arbiter.i_wb_cpu_dbus_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.arbiter.i_wb_cpu_dbus_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.arbiter.i_wb_cpu_dbus_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.arbiter.i_wb_cpu_dbus_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.arbiter.i_wb_cpu_dbus_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.arbiter.i_wb_cpu_dbus_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.arbiter.i_wb_cpu_dbus_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.arbiter.i_wb_cpu_dbus_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.arbiter.i_wb_cpu_dbus_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.arbiter.i_wb_cpu_dbus_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.arbiter.i_wb_cpu_dbus_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.arbiter.i_wb_cpu_dbus_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.arbiter.i_wb_cpu_dbus_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.arbiter.i_wb_cpu_dbus_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.arbiter.i_wb_cpu_dbus_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.arbiter.i_wb_cpu_dbus_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.arbiter.i_wb_cpu_dbus_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.arbiter.i_wb_cpu_dbus_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.arbiter.i_wb_cpu_dbus_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.arbiter.i_wb_cpu_dbus_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.arbiter.i_wb_cpu_dbus_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.arbiter.i_wb_cpu_dbus_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.arbiter.i_wb_cpu_dbus_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.arbiter.i_wb_cpu_dbus_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.arbiter.i_wb_cpu_dbus_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.arbiter.i_wb_cpu_dbus_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.arbiter.i_wb_cpu_dbus_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.arbiter.i_wb_cpu_dbus_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.arbiter.i_wb_cpu_dbus_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.arbiter.i_wb_cpu_dbus_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.arbiter.i_wb_cpu_dbus_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.arbiter.i_wb_cpu_dbus_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.arbiter.i_wb_cpu_dbus_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.arbiter.i_wb_cpu_dbus_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.arbiter.i_wb_cpu_dbus_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.arbiter.i_wb_cpu_dbus_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.arbiter.i_wb_cpu_dbus_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.arbiter.i_wb_cpu_dbus_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.arbiter.i_wb_cpu_dbus_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.arbiter.i_wb_cpu_dbus_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.arbiter.i_wb_cpu_dbus_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.arbiter.i_wb_cpu_dbus_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.arbiter.i_wb_cpu_dbus_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.arbiter.i_wb_cpu_dbus_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.arbiter.i_wb_cpu_dbus_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.arbiter.i_wb_cpu_dbus_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.arbiter.i_wb_cpu_dbus_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.arbiter.i_wb_cpu_dbus_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.arbiter.i_wb_cpu_dbus_dat[31]
1 1
.names servant.cpu.cpu.ctrl.pc servant.arbiter.i_wb_cpu_ibus_adr[0]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[1] servant.arbiter.i_wb_cpu_ibus_adr[1]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[2] servant.arbiter.i_wb_cpu_ibus_adr[2]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[3] servant.arbiter.i_wb_cpu_ibus_adr[3]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[4] servant.arbiter.i_wb_cpu_ibus_adr[4]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[5] servant.arbiter.i_wb_cpu_ibus_adr[5]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[6] servant.arbiter.i_wb_cpu_ibus_adr[6]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[7] servant.arbiter.i_wb_cpu_ibus_adr[7]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[8] servant.arbiter.i_wb_cpu_ibus_adr[8]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[9] servant.arbiter.i_wb_cpu_ibus_adr[9]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[10] servant.arbiter.i_wb_cpu_ibus_adr[10]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[11] servant.arbiter.i_wb_cpu_ibus_adr[11]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[12] servant.arbiter.i_wb_cpu_ibus_adr[12]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[13] servant.arbiter.i_wb_cpu_ibus_adr[13]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[14] servant.arbiter.i_wb_cpu_ibus_adr[14]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[15] servant.arbiter.i_wb_cpu_ibus_adr[15]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[16] servant.arbiter.i_wb_cpu_ibus_adr[16]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[17] servant.arbiter.i_wb_cpu_ibus_adr[17]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[18] servant.arbiter.i_wb_cpu_ibus_adr[18]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[19] servant.arbiter.i_wb_cpu_ibus_adr[19]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[20] servant.arbiter.i_wb_cpu_ibus_adr[20]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[21] servant.arbiter.i_wb_cpu_ibus_adr[21]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[22] servant.arbiter.i_wb_cpu_ibus_adr[22]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[23] servant.arbiter.i_wb_cpu_ibus_adr[23]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[24] servant.arbiter.i_wb_cpu_ibus_adr[24]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[25] servant.arbiter.i_wb_cpu_ibus_adr[25]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[26] servant.arbiter.i_wb_cpu_ibus_adr[26]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[27] servant.arbiter.i_wb_cpu_ibus_adr[27]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[28] servant.arbiter.i_wb_cpu_ibus_adr[28]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[29] servant.arbiter.i_wb_cpu_ibus_adr[29]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[30] servant.arbiter.i_wb_cpu_ibus_adr[30]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[31] servant.arbiter.i_wb_cpu_ibus_adr[31]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[0]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[1]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[11]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[12]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[13]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[14]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[15]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[16]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[17]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[18]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[19]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[20]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[21]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[22]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[23]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[24]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[25]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[26]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[27]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[28]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[29]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[30]
1 1
.names $undef servant.arbiter.o_wb_cpu_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.arbiter.o_wb_cpu_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.arbiter.o_wb_cpu_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.arbiter.o_wb_cpu_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.arbiter.o_wb_cpu_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.arbiter.o_wb_cpu_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.arbiter.o_wb_cpu_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.arbiter.o_wb_cpu_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.arbiter.o_wb_cpu_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.arbiter.o_wb_cpu_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.arbiter.o_wb_cpu_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.arbiter.o_wb_cpu_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.arbiter.o_wb_cpu_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.arbiter.o_wb_cpu_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.arbiter.o_wb_cpu_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.arbiter.o_wb_cpu_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.arbiter.o_wb_cpu_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.arbiter.o_wb_cpu_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.arbiter.o_wb_cpu_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.arbiter.o_wb_cpu_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.arbiter.o_wb_cpu_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.arbiter.o_wb_cpu_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.arbiter.o_wb_cpu_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.arbiter.o_wb_cpu_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.arbiter.o_wb_cpu_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.arbiter.o_wb_cpu_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.arbiter.o_wb_cpu_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.arbiter.o_wb_cpu_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.arbiter.o_wb_cpu_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.arbiter.o_wb_cpu_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.arbiter.o_wb_cpu_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.arbiter.o_wb_cpu_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.arbiter.o_wb_cpu_dat[31]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.arbiter.o_wb_cpu_ibus_ack
1 1
.names buttons[0] servant.buttons[0]
1 1
.names buttons[1] servant.buttons[1]
1 1
.names buttons[2] servant.buttons[2]
1 1
.names i_clk servant.clkgen.i_clk
1 1
.names i_rst servant.clkgen.i_rst
1 1
.names $false servant.clkgen.i_wb_clkgen_adr[0]
1 1
.names $false servant.clkgen.i_wb_clkgen_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.clkgen.i_wb_clkgen_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.clkgen.i_wb_clkgen_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.clkgen.i_wb_clkgen_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.clkgen.i_wb_clkgen_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.clkgen.i_wb_clkgen_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.clkgen.i_wb_clkgen_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.clkgen.i_wb_clkgen_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.clkgen.i_wb_clkgen_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.clkgen.i_wb_clkgen_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.clkgen.i_wb_clkgen_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.clkgen.i_wb_clkgen_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.clkgen.i_wb_clkgen_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.clkgen.i_wb_clkgen_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.clkgen.i_wb_clkgen_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.clkgen.i_wb_clkgen_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.clkgen.i_wb_clkgen_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.clkgen.i_wb_clkgen_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.clkgen.i_wb_clkgen_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.clkgen.i_wb_clkgen_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.clkgen.i_wb_clkgen_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.clkgen.i_wb_clkgen_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.clkgen.i_wb_clkgen_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.clkgen.i_wb_clkgen_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.clkgen.i_wb_clkgen_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.clkgen.i_wb_clkgen_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.clkgen.i_wb_clkgen_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.clkgen.i_wb_clkgen_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.clkgen.i_wb_clkgen_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.clkgen.i_wb_clkgen_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.clkgen.i_wb_clkgen_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.clkgen.i_wb_clkgen_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.clkgen.i_wb_clkgen_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.clkgen.i_wb_clkgen_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.clkgen.i_wb_clkgen_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.clkgen.i_wb_clkgen_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.clkgen.i_wb_clkgen_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.clkgen.i_wb_clkgen_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.clkgen.i_wb_clkgen_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.clkgen.i_wb_clkgen_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.clkgen.i_wb_clkgen_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.clkgen.i_wb_clkgen_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.clkgen.i_wb_clkgen_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.clkgen.i_wb_clkgen_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.clkgen.i_wb_clkgen_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.clkgen.i_wb_clkgen_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.clkgen.i_wb_clkgen_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.clkgen.i_wb_clkgen_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.clkgen.i_wb_clkgen_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.clkgen.i_wb_clkgen_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.clkgen.i_wb_clkgen_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.clkgen.i_wb_clkgen_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.clkgen.i_wb_clkgen_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.clkgen.i_wb_clkgen_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.clkgen.i_wb_clkgen_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.clkgen.i_wb_clkgen_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.clkgen.i_wb_clkgen_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.clkgen.i_wb_clkgen_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.clkgen.i_wb_clkgen_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.clkgen.i_wb_clkgen_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.clkgen.i_wb_clkgen_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.clkgen.i_wb_clkgen_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.clkgen.i_wb_clkgen_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.clkgen.i_wb_clkgen_we
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.clkgen.o_rst
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[0]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[1]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[2]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[3]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[4]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[5]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[6]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[7]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[8]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[9]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[10]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[11]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[12]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[13]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[14]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[15]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[16]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[17]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[18]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[19]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[20]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[21]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[22]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[23]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[24]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[25]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[26]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[27]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[28]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[29]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[30]
1 1
.names $false servant.clkgen.o_wb_clkgen_rdt[31]
1 1
.names servant.timer_slow.o_irq servant.clkgen.timer_irq
1 1
.names servant.clkgen.o_clk servant.cpu.clk
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.alu.clk
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.alu.i_bool_op[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.alu.i_bool_op[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.alu.i_rd_sel[2]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.alu_bool_op[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.alu_bool_op[1]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[0] servant.cpu.cpu.alu_rd_sel[0]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[1] servant.cpu.cpu.alu_rd_sel[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.alu_rd_sel[2]
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.bufreg.i_clk
1 1
.names $false servant.cpu.cpu.bufreg.i_mdu_op
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.bufreg.i_rs1
1 1
.names servant.cpu.cpu.decode.imm30 servant.cpu.cpu.bufreg.i_sh_signed
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.bufreg.lsb[1]
1 1
.names $false servant.cpu.cpu.bufreg.o_dbus_adr[0]
1 1
.names $false servant.cpu.cpu.bufreg.o_dbus_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.cpu.bufreg.o_dbus_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.cpu.bufreg.o_dbus_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.cpu.bufreg.o_dbus_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.cpu.bufreg.o_dbus_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.cpu.bufreg.o_dbus_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.cpu.bufreg.o_dbus_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.cpu.bufreg.o_dbus_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.cpu.bufreg.o_dbus_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.cpu.bufreg.o_dbus_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.cpu.bufreg.o_dbus_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.cpu.bufreg.o_dbus_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.cpu.bufreg.o_dbus_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.cpu.bufreg.o_dbus_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.cpu.bufreg.o_dbus_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.cpu.bufreg.o_dbus_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.cpu.bufreg.o_dbus_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.cpu.bufreg.o_dbus_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.cpu.bufreg.o_dbus_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.cpu.bufreg.o_dbus_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.cpu.bufreg.o_dbus_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.cpu.bufreg.o_dbus_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.cpu.bufreg.o_dbus_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.cpu.bufreg.o_dbus_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.cpu.bufreg.o_dbus_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.cpu.bufreg.o_dbus_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.cpu.bufreg.o_dbus_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.cpu.bufreg.o_dbus_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.cpu.bufreg.o_dbus_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.cpu.bufreg.o_dbus_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.cpu.bufreg.o_dbus_adr[31]
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.bufreg.o_ext_rs1[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.bufreg.o_ext_rs1[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.cpu.bufreg.o_ext_rs1[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.cpu.bufreg.o_ext_rs1[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.cpu.bufreg.o_ext_rs1[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.cpu.bufreg.o_ext_rs1[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.cpu.bufreg.o_ext_rs1[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.cpu.bufreg.o_ext_rs1[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.cpu.bufreg.o_ext_rs1[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.cpu.bufreg.o_ext_rs1[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.cpu.bufreg.o_ext_rs1[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.cpu.bufreg.o_ext_rs1[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.cpu.bufreg.o_ext_rs1[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.cpu.bufreg.o_ext_rs1[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.cpu.bufreg.o_ext_rs1[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.cpu.bufreg.o_ext_rs1[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.cpu.bufreg.o_ext_rs1[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.cpu.bufreg.o_ext_rs1[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.cpu.bufreg.o_ext_rs1[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.cpu.bufreg.o_ext_rs1[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.cpu.bufreg.o_ext_rs1[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.cpu.bufreg.o_ext_rs1[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.cpu.bufreg.o_ext_rs1[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.cpu.bufreg.o_ext_rs1[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.cpu.bufreg.o_ext_rs1[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.cpu.bufreg.o_ext_rs1[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.cpu.bufreg.o_ext_rs1[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.cpu.bufreg.o_ext_rs1[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.cpu.bufreg.o_ext_rs1[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.cpu.bufreg.o_ext_rs1[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.cpu.bufreg.o_ext_rs1[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.cpu.bufreg.o_ext_rs1[31]
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.bufreg.o_lsb[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.bufreg.o_lsb[1]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.bufreg2.dat[5]
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.bufreg2.i_clk
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.bufreg2.i_cnt_done
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.bufreg2.i_en
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.bufreg2.i_load
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.bufreg2.i_lsb[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.bufreg2.i_lsb[1]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.bufreg2.i_op_b_sel
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.cpu.cpu.bufreg2.o_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.cpu.cpu.bufreg2.o_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.cpu.cpu.bufreg2.o_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.cpu.bufreg2.o_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.cpu.bufreg2.o_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.bufreg2.o_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.cpu.bufreg2.o_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.cpu.bufreg2.o_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.cpu.bufreg2.o_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.cpu.bufreg2.o_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.cpu.bufreg2.o_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.cpu.bufreg2.o_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.cpu.bufreg2.o_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.cpu.bufreg2.o_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.cpu.bufreg2.o_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.cpu.bufreg2.o_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.cpu.bufreg2.o_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.cpu.bufreg2.o_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.cpu.bufreg2.o_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.cpu.bufreg2.o_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.cpu.bufreg2.o_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.cpu.bufreg2.o_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.cpu.bufreg2.o_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.cpu.bufreg2.o_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.cpu.bufreg2.o_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.cpu.bufreg2.o_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.cpu.bufreg2.o_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.cpu.bufreg2.o_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.cpu.bufreg2.o_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.cpu.bufreg2.o_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.cpu.bufreg2.o_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.cpu.bufreg2.o_dat[31]
1 1
.names servant.cpu.cpu.bufreg.i_en servant.cpu.cpu.bufreg_en
1 1
.names servant.cpu.cpu.decode.imm30 servant.cpu.cpu.bufreg_sh_signed
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.clk
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.cnt_done
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.cnt_en
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.csr_source[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.csr_source[1]
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.ctrl.clk
1 1
.names $false servant.cpu.cpu.ctrl.i_iscomp
1 1
.names servant.cpu.cpu.state.o_ctrl_jump servant.cpu.cpu.ctrl.i_jump
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.ctrl.o_ibus_adr[0]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.dbus_ack
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.decode.clk
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.co_alu_bool_op[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.co_alu_bool_op[1]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[0] servant.cpu.cpu.decode.co_alu_rd_sel[0]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[1] servant.cpu.cpu.decode.co_alu_rd_sel[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.co_alu_rd_sel[2]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.co_bne_or_bge
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.co_branch_op
1 1
.names servant.cpu.cpu.decode.imm30 servant.cpu.cpu.decode.co_bufreg_sh_signed
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.co_csr_d_sel
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.co_csr_source[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.co_csr_source[1]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.decode.co_ebreak
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.co_ext_funct3[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.co_ext_funct3[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.co_ext_funct3[2]
1 1
.names $undef servant.cpu.cpu.decode.co_immdec_ctrl[0]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.co_immdec_ctrl[3]
1 1
.names $false servant.cpu.cpu.decode.co_mdu_op
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.decode.co_mem_cmd
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.co_mem_half
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.co_mtval_pc
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.decode.co_op_b_source
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.co_sh_right
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.funct3[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.funct3[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.funct3[2]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.decode.i_wb_en
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.o_alu_bool_op[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.o_alu_bool_op[1]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[0] servant.cpu.cpu.decode.o_alu_rd_sel[0]
1 1
.names servant.cpu.cpu.alu.i_rd_sel[1] servant.cpu.cpu.decode.o_alu_rd_sel[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.o_alu_rd_sel[2]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.o_bne_or_bge
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.o_branch_op
1 1
.names servant.cpu.cpu.decode.imm30 servant.cpu.cpu.decode.o_bufreg_sh_signed
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.o_csr_d_sel
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.o_csr_source[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.o_csr_source[1]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.decode.o_ebreak
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.o_ext_funct3[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.o_ext_funct3[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.o_ext_funct3[2]
1 1
.names $undef servant.cpu.cpu.decode.o_immdec_ctrl[0]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[1] servant.cpu.cpu.decode.o_immdec_ctrl[1]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[2] servant.cpu.cpu.decode.o_immdec_ctrl[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.o_immdec_ctrl[3]
1 1
.names $false servant.cpu.cpu.decode.o_mdu_op
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.decode.o_mem_cmd
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.decode.o_mem_half
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.decode.o_mem_word
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.o_mtval_pc
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.decode.o_op_b_source
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.decode.o_sh_right
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.decode.opcode[3]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.decode.opcode[4]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.ebreak
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.genblk3.csr.i_clk
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.genblk3.csr.i_cnt_done
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.genblk3.csr.i_csr_d_sel
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.genblk3.csr.i_csr_imm
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.genblk3.csr.i_csr_source[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.genblk3.csr.i_csr_source[1]
1 1
.names servant.cpu.cpu.decode.op20 servant.cpu.cpu.genblk3.csr.i_ebreak
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.genblk3.csr.i_en
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.genblk3.csr.i_mem_cmd
1 1
.names servant.timer_slow.o_irq servant.cpu.cpu.genblk3.csr.i_mtip
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.genblk3.csr.i_rs1
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.cpu.cpu.genblk3.csr.i_rst
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.i_dbus_ack
1 1
.names $false servant.cpu.cpu.i_ext_rd[0]
1 1
.names $false servant.cpu.cpu.i_ext_rd[1]
1 1
.names $false servant.cpu.cpu.i_ext_rd[2]
1 1
.names $false servant.cpu.cpu.i_ext_rd[3]
1 1
.names $false servant.cpu.cpu.i_ext_rd[4]
1 1
.names $false servant.cpu.cpu.i_ext_rd[5]
1 1
.names $false servant.cpu.cpu.i_ext_rd[6]
1 1
.names $false servant.cpu.cpu.i_ext_rd[7]
1 1
.names $false servant.cpu.cpu.i_ext_rd[8]
1 1
.names $false servant.cpu.cpu.i_ext_rd[9]
1 1
.names $false servant.cpu.cpu.i_ext_rd[10]
1 1
.names $false servant.cpu.cpu.i_ext_rd[11]
1 1
.names $false servant.cpu.cpu.i_ext_rd[12]
1 1
.names $false servant.cpu.cpu.i_ext_rd[13]
1 1
.names $false servant.cpu.cpu.i_ext_rd[14]
1 1
.names $false servant.cpu.cpu.i_ext_rd[15]
1 1
.names $false servant.cpu.cpu.i_ext_rd[16]
1 1
.names $false servant.cpu.cpu.i_ext_rd[17]
1 1
.names $false servant.cpu.cpu.i_ext_rd[18]
1 1
.names $false servant.cpu.cpu.i_ext_rd[19]
1 1
.names $false servant.cpu.cpu.i_ext_rd[20]
1 1
.names $false servant.cpu.cpu.i_ext_rd[21]
1 1
.names $false servant.cpu.cpu.i_ext_rd[22]
1 1
.names $false servant.cpu.cpu.i_ext_rd[23]
1 1
.names $false servant.cpu.cpu.i_ext_rd[24]
1 1
.names $false servant.cpu.cpu.i_ext_rd[25]
1 1
.names $false servant.cpu.cpu.i_ext_rd[26]
1 1
.names $false servant.cpu.cpu.i_ext_rd[27]
1 1
.names $false servant.cpu.cpu.i_ext_rd[28]
1 1
.names $false servant.cpu.cpu.i_ext_rd[29]
1 1
.names $false servant.cpu.cpu.i_ext_rd[30]
1 1
.names $false servant.cpu.cpu.i_ext_rd[31]
1 1
.names $false servant.cpu.cpu.i_ext_ready
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.i_ibus_ack
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.i_rdata0
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.cpu.cpu.i_rst
1 1
.names servant.timer_slow.o_irq servant.cpu.cpu.i_timer_irq
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.immdec.i_clk
1 1
.names servant.cpu.cpu.state.o_cnt_done servant.cpu.cpu.immdec.i_cnt_done
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.immdec.i_cnt_en
1 1
.names $undef servant.cpu.cpu.immdec.i_ctrl[0]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[1] servant.cpu.cpu.immdec.i_ctrl[1]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[2] servant.cpu.cpu.immdec.i_ctrl[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.immdec.i_ctrl[3]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.immdec.imm19_12_20[4]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.immdec.o_csr_imm
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.cpu.immdec.o_rd_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[1] servant.cpu.cpu.immdec.o_rd_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm11_7[2] servant.cpu.cpu.immdec.o_rd_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm11_7[3] servant.cpu.cpu.immdec.o_rd_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm11_7[4] servant.cpu.cpu.immdec.o_rd_addr[4]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.immdec.o_rs1_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.immdec.o_rs1_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.cpu.immdec.o_rs1_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.cpu.immdec.o_rs1_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.cpu.immdec.o_rs1_addr[4]
1 1
.names servant.cpu.cpu.immdec.imm24_20[0] servant.cpu.cpu.immdec.o_rs2_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm24_20[1] servant.cpu.cpu.immdec.o_rs2_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm24_20[2] servant.cpu.cpu.immdec.o_rs2_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[3] servant.cpu.cpu.immdec.o_rs2_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm24_20[4] servant.cpu.cpu.immdec.o_rs2_addr[4]
1 1
.names $undef servant.cpu.cpu.immdec_ctrl[0]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[1] servant.cpu.cpu.immdec_ctrl[1]
1 1
.names servant.cpu.cpu.decode.co_immdec_ctrl[2] servant.cpu.cpu.immdec_ctrl[2]
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.immdec_ctrl[3]
1 1
.names $false servant.cpu.cpu.iscomp
1 1
.names servant.cpu.cpu.state.o_ctrl_jump servant.cpu.cpu.jump
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.lsb[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.lsb[1]
1 1
.names $false servant.cpu.cpu.mdu_op
1 1
.names servant.cpu.cpu.state.o_cnt[3] servant.cpu.cpu.mem_bytecnt[0]
1 1
.names servant.cpu.cpu.state.o_cnt[4] servant.cpu.cpu.mem_bytecnt[1]
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.mem_half
1 1
.names servant.cpu.cpu.state.o_cnt[3] servant.cpu.cpu.mem_if.i_bytecnt[0]
1 1
.names servant.cpu.cpu.state.o_cnt[4] servant.cpu.cpu.mem_if.i_bytecnt[1]
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.mem_if.i_clk
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.mem_if.i_half
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.mem_if.i_lsb[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.mem_if.i_lsb[1]
1 1
.names $false servant.cpu.cpu.mem_if.i_mdu_op
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.mem_if.i_word
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.mem_word
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.mtval_pc
1 1
.names servant.cpu.cpu.genblk3.csr.o_new_irq servant.cpu.cpu.new_irq
1 1
.names $false servant.cpu.cpu.o_dbus_adr[0]
1 1
.names $false servant.cpu.cpu.o_dbus_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.cpu.o_dbus_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.cpu.o_dbus_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.cpu.o_dbus_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.cpu.o_dbus_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.cpu.o_dbus_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.cpu.o_dbus_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.cpu.o_dbus_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.cpu.o_dbus_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.cpu.o_dbus_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.cpu.o_dbus_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.cpu.o_dbus_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.cpu.o_dbus_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.cpu.o_dbus_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.cpu.o_dbus_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.cpu.o_dbus_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.cpu.o_dbus_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.cpu.o_dbus_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.cpu.o_dbus_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.cpu.o_dbus_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.cpu.o_dbus_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.cpu.o_dbus_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.cpu.o_dbus_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.cpu.o_dbus_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.cpu.o_dbus_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.cpu.o_dbus_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.cpu.o_dbus_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.cpu.o_dbus_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.cpu.o_dbus_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.cpu.o_dbus_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.cpu.o_dbus_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.cpu.cpu.o_dbus_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.cpu.cpu.o_dbus_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.cpu.cpu.o_dbus_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.cpu.o_dbus_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.cpu.o_dbus_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.o_dbus_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.cpu.o_dbus_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.cpu.o_dbus_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.cpu.o_dbus_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.cpu.o_dbus_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.cpu.o_dbus_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.cpu.o_dbus_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.cpu.o_dbus_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.cpu.o_dbus_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.cpu.o_dbus_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.cpu.o_dbus_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.cpu.o_dbus_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.cpu.o_dbus_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.cpu.o_dbus_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.cpu.o_dbus_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.cpu.o_dbus_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.cpu.o_dbus_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.cpu.o_dbus_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.cpu.o_dbus_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.cpu.o_dbus_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.cpu.o_dbus_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.cpu.o_dbus_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.cpu.o_dbus_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.cpu.o_dbus_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.cpu.o_dbus_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.cpu.o_dbus_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.cpu.o_dbus_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.o_dbus_we
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.o_ext_funct3[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.cpu.o_ext_funct3[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.o_ext_funct3[2]
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.cpu.o_ext_rs1[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.cpu.o_ext_rs1[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.cpu.o_ext_rs1[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.cpu.o_ext_rs1[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.cpu.o_ext_rs1[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.cpu.o_ext_rs1[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.cpu.o_ext_rs1[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.cpu.o_ext_rs1[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.cpu.o_ext_rs1[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.cpu.o_ext_rs1[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.cpu.o_ext_rs1[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.cpu.o_ext_rs1[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.cpu.o_ext_rs1[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.cpu.o_ext_rs1[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.cpu.o_ext_rs1[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.cpu.o_ext_rs1[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.cpu.o_ext_rs1[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.cpu.o_ext_rs1[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.cpu.o_ext_rs1[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.cpu.o_ext_rs1[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.cpu.o_ext_rs1[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.cpu.o_ext_rs1[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.cpu.o_ext_rs1[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.cpu.o_ext_rs1[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.cpu.o_ext_rs1[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.cpu.o_ext_rs1[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.cpu.o_ext_rs1[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.cpu.o_ext_rs1[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.cpu.o_ext_rs1[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.cpu.o_ext_rs1[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.cpu.o_ext_rs1[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.cpu.o_ext_rs1[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.cpu.cpu.o_ext_rs2[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.cpu.cpu.o_ext_rs2[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.cpu.cpu.o_ext_rs2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.cpu.o_ext_rs2[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.cpu.o_ext_rs2[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.o_ext_rs2[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.cpu.o_ext_rs2[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.cpu.o_ext_rs2[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.cpu.o_ext_rs2[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.cpu.o_ext_rs2[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.cpu.o_ext_rs2[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.cpu.o_ext_rs2[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.cpu.o_ext_rs2[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.cpu.o_ext_rs2[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.cpu.o_ext_rs2[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.cpu.o_ext_rs2[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.cpu.o_ext_rs2[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.cpu.o_ext_rs2[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.cpu.o_ext_rs2[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.cpu.o_ext_rs2[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.cpu.o_ext_rs2[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.cpu.o_ext_rs2[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.cpu.o_ext_rs2[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.cpu.o_ext_rs2[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.cpu.o_ext_rs2[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.cpu.o_ext_rs2[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.cpu.o_ext_rs2[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.cpu.o_ext_rs2[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.cpu.o_ext_rs2[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.cpu.o_ext_rs2[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.cpu.o_ext_rs2[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.cpu.o_ext_rs2[31]
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.o_ibus_adr[0]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[1] servant.cpu.cpu.o_ibus_adr[1]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[2] servant.cpu.cpu.o_ibus_adr[2]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[3] servant.cpu.cpu.o_ibus_adr[3]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[4] servant.cpu.cpu.o_ibus_adr[4]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[5] servant.cpu.cpu.o_ibus_adr[5]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[6] servant.cpu.cpu.o_ibus_adr[6]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[7] servant.cpu.cpu.o_ibus_adr[7]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[8] servant.cpu.cpu.o_ibus_adr[8]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[9] servant.cpu.cpu.o_ibus_adr[9]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[10] servant.cpu.cpu.o_ibus_adr[10]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[11] servant.cpu.cpu.o_ibus_adr[11]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[12] servant.cpu.cpu.o_ibus_adr[12]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[13] servant.cpu.cpu.o_ibus_adr[13]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[14] servant.cpu.cpu.o_ibus_adr[14]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[15] servant.cpu.cpu.o_ibus_adr[15]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[16] servant.cpu.cpu.o_ibus_adr[16]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[17] servant.cpu.cpu.o_ibus_adr[17]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[18] servant.cpu.cpu.o_ibus_adr[18]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[19] servant.cpu.cpu.o_ibus_adr[19]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[20] servant.cpu.cpu.o_ibus_adr[20]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[21] servant.cpu.cpu.o_ibus_adr[21]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[22] servant.cpu.cpu.o_ibus_adr[22]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[23] servant.cpu.cpu.o_ibus_adr[23]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[24] servant.cpu.cpu.o_ibus_adr[24]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[25] servant.cpu.cpu.o_ibus_adr[25]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[26] servant.cpu.cpu.o_ibus_adr[26]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[27] servant.cpu.cpu.o_ibus_adr[27]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[28] servant.cpu.cpu.o_ibus_adr[28]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[29] servant.cpu.cpu.o_ibus_adr[29]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[30] servant.cpu.cpu.o_ibus_adr[30]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[31] servant.cpu.cpu.o_ibus_adr[31]
1 1
.names $false servant.cpu.cpu.o_mdu_valid
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.o_rreg0[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.o_rreg0[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.cpu.o_rreg0[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.cpu.o_rreg0[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.cpu.o_rreg0[4]
1 1
.names $false servant.cpu.cpu.o_rreg0[5]
1 1
.names $false servant.cpu.cpu.o_wreg1[2]
1 1
.names $false servant.cpu.cpu.o_wreg1[3]
1 1
.names $false servant.cpu.cpu.o_wreg1[4]
1 1
.names $true servant.cpu.cpu.o_wreg1[5]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.cpu.op_b_sel
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.cpu.rd_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[1] servant.cpu.cpu.rd_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm11_7[2] servant.cpu.cpu.rd_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm11_7[3] servant.cpu.cpu.rd_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm11_7[4] servant.cpu.cpu.rd_addr[4]
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.rf_if.i_cnt_en
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.rf_if.i_mepc
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.rf_if.i_mtval_pc
1 1
.names servant.cpu.cpu.immdec.imm11_7[0] servant.cpu.cpu.rf_if.i_rd_waddr[0]
1 1
.names servant.cpu.cpu.immdec.imm11_7[1] servant.cpu.cpu.rf_if.i_rd_waddr[1]
1 1
.names servant.cpu.cpu.immdec.imm11_7[2] servant.cpu.cpu.rf_if.i_rd_waddr[2]
1 1
.names servant.cpu.cpu.immdec.imm11_7[3] servant.cpu.cpu.rf_if.i_rd_waddr[3]
1 1
.names servant.cpu.cpu.immdec.imm11_7[4] servant.cpu.cpu.rf_if.i_rd_waddr[4]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.rf_if.i_rdata0
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.rf_if.i_rs1_raddr[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.rf_if.i_rs1_raddr[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.cpu.rf_if.i_rs1_raddr[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.cpu.rf_if.i_rs1_raddr[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.cpu.rf_if.i_rs1_raddr[4]
1 1
.names servant.cpu.cpu.immdec.imm24_20[0] servant.cpu.cpu.rf_if.i_rs2_raddr[0]
1 1
.names servant.cpu.cpu.immdec.imm24_20[1] servant.cpu.cpu.rf_if.i_rs2_raddr[1]
1 1
.names servant.cpu.cpu.immdec.imm24_20[2] servant.cpu.cpu.rf_if.i_rs2_raddr[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[3] servant.cpu.cpu.rf_if.i_rs2_raddr[3]
1 1
.names servant.cpu.cpu.immdec.imm24_20[4] servant.cpu.cpu.rf_if.i_rs2_raddr[4]
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.rf_if.o_rreg0[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.rf_if.o_rreg0[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.cpu.rf_if.o_rreg0[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.cpu.rf_if.o_rreg0[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.cpu.rf_if.o_rreg0[4]
1 1
.names $false servant.cpu.cpu.rf_if.o_rreg0[5]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.rf_if.o_rs1
1 1
.names servant.cpu.cpu.o_wreg1[0] servant.cpu.cpu.rf_if.o_wreg1[0]
1 1
.names servant.cpu.cpu.o_wreg1[1] servant.cpu.cpu.rf_if.o_wreg1[1]
1 1
.names $false servant.cpu.cpu.rf_if.o_wreg1[2]
1 1
.names $false servant.cpu.cpu.rf_if.o_wreg1[3]
1 1
.names $false servant.cpu.cpu.rf_if.o_wreg1[4]
1 1
.names $true servant.cpu.cpu.rf_if.o_wreg1[5]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.cpu.rs1
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.cpu.rs1_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.cpu.rs1_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.cpu.rs1_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.cpu.rs1_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.cpu.rs1_addr[4]
1 1
.names servant.cpu.cpu.immdec.imm24_20[0] servant.cpu.cpu.rs2_addr[0]
1 1
.names servant.cpu.cpu.immdec.imm24_20[1] servant.cpu.cpu.rs2_addr[1]
1 1
.names servant.cpu.cpu.immdec.imm24_20[2] servant.cpu.cpu.rs2_addr[2]
1 1
.names servant.cpu.cpu.immdec.imm24_20[3] servant.cpu.cpu.rs2_addr[3]
1 1
.names servant.cpu.cpu.immdec.imm24_20[4] servant.cpu.cpu.rs2_addr[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.sh_done_r
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.sh_right
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.cpu.state.i_bne_or_bge
1 1
.names servant.cpu.cpu.branch_op servant.cpu.cpu.state.i_branch_op
1 1
.names servant.clkgen.o_clk servant.cpu.cpu.state.i_clk
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.cpu.state.i_dbus_ack
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.state.i_ibus_ack
1 1
.names $false servant.cpu.cpu.state.i_mdu_op
1 1
.names $false servant.cpu.cpu.state.i_mdu_ready
1 1
.names servant.cpu.cpu.genblk3.csr.o_new_irq servant.cpu.cpu.state.i_new_irq
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.cpu.cpu.state.i_rst
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.cpu.state.i_sh_done_r
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.cpu.state.i_sh_right
1 1
.names servant.cpu.cpu.state.genblk1.misalign_trap_sync_r servant.cpu.cpu.state.misalign_trap_sync
1 1
.names servant.cpu.cpu.bufreg.i_en servant.cpu.cpu.state.o_bufreg_en
1 1
.names servant.cpu.cpu.alu.i_en servant.cpu.cpu.state.o_cnt_en
1 1
.names $false servant.cpu.cpu.state.o_mdu_valid
1 1
.names servant.cpu.cpu.state.o_cnt[3] servant.cpu.cpu.state.o_mem_bytecnt[0]
1 1
.names servant.cpu.cpu.state.o_cnt[4] servant.cpu.cpu.state.o_mem_bytecnt[1]
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.cpu.wb_ibus_ack
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.cpu.wb_ibus_adr[0]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[1] servant.cpu.cpu.wb_ibus_adr[1]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[2] servant.cpu.cpu.wb_ibus_adr[2]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[3] servant.cpu.cpu.wb_ibus_adr[3]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[4] servant.cpu.cpu.wb_ibus_adr[4]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[5] servant.cpu.cpu.wb_ibus_adr[5]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[6] servant.cpu.cpu.wb_ibus_adr[6]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[7] servant.cpu.cpu.wb_ibus_adr[7]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[8] servant.cpu.cpu.wb_ibus_adr[8]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[9] servant.cpu.cpu.wb_ibus_adr[9]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[10] servant.cpu.cpu.wb_ibus_adr[10]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[11] servant.cpu.cpu.wb_ibus_adr[11]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[12] servant.cpu.cpu.wb_ibus_adr[12]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[13] servant.cpu.cpu.wb_ibus_adr[13]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[14] servant.cpu.cpu.wb_ibus_adr[14]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[15] servant.cpu.cpu.wb_ibus_adr[15]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[16] servant.cpu.cpu.wb_ibus_adr[16]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[17] servant.cpu.cpu.wb_ibus_adr[17]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[18] servant.cpu.cpu.wb_ibus_adr[18]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[19] servant.cpu.cpu.wb_ibus_adr[19]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[20] servant.cpu.cpu.wb_ibus_adr[20]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[21] servant.cpu.cpu.wb_ibus_adr[21]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[22] servant.cpu.cpu.wb_ibus_adr[22]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[23] servant.cpu.cpu.wb_ibus_adr[23]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[24] servant.cpu.cpu.wb_ibus_adr[24]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[25] servant.cpu.cpu.wb_ibus_adr[25]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[26] servant.cpu.cpu.wb_ibus_adr[26]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[27] servant.cpu.cpu.wb_ibus_adr[27]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[28] servant.cpu.cpu.wb_ibus_adr[28]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[29] servant.cpu.cpu.wb_ibus_adr[29]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[30] servant.cpu.cpu.wb_ibus_adr[30]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[31] servant.cpu.cpu.wb_ibus_adr[31]
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.cpu.i_dbus_ack
1 1
.names $false servant.cpu.i_ext_rd[0]
1 1
.names $false servant.cpu.i_ext_rd[1]
1 1
.names $false servant.cpu.i_ext_rd[2]
1 1
.names $false servant.cpu.i_ext_rd[3]
1 1
.names $false servant.cpu.i_ext_rd[4]
1 1
.names $false servant.cpu.i_ext_rd[5]
1 1
.names $false servant.cpu.i_ext_rd[6]
1 1
.names $false servant.cpu.i_ext_rd[7]
1 1
.names $false servant.cpu.i_ext_rd[8]
1 1
.names $false servant.cpu.i_ext_rd[9]
1 1
.names $false servant.cpu.i_ext_rd[10]
1 1
.names $false servant.cpu.i_ext_rd[11]
1 1
.names $false servant.cpu.i_ext_rd[12]
1 1
.names $false servant.cpu.i_ext_rd[13]
1 1
.names $false servant.cpu.i_ext_rd[14]
1 1
.names $false servant.cpu.i_ext_rd[15]
1 1
.names $false servant.cpu.i_ext_rd[16]
1 1
.names $false servant.cpu.i_ext_rd[17]
1 1
.names $false servant.cpu.i_ext_rd[18]
1 1
.names $false servant.cpu.i_ext_rd[19]
1 1
.names $false servant.cpu.i_ext_rd[20]
1 1
.names $false servant.cpu.i_ext_rd[21]
1 1
.names $false servant.cpu.i_ext_rd[22]
1 1
.names $false servant.cpu.i_ext_rd[23]
1 1
.names $false servant.cpu.i_ext_rd[24]
1 1
.names $false servant.cpu.i_ext_rd[25]
1 1
.names $false servant.cpu.i_ext_rd[26]
1 1
.names $false servant.cpu.i_ext_rd[27]
1 1
.names $false servant.cpu.i_ext_rd[28]
1 1
.names $false servant.cpu.i_ext_rd[29]
1 1
.names $false servant.cpu.i_ext_rd[30]
1 1
.names $false servant.cpu.i_ext_rd[31]
1 1
.names $false servant.cpu.i_ext_ready
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.cpu.i_ibus_ack
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.cpu.i_rst
1 1
.names servant.timer_slow.o_irq servant.cpu.i_timer_irq
1 1
.names $false servant.cpu.o_dbus_adr[0]
1 1
.names $false servant.cpu.o_dbus_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.o_dbus_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.o_dbus_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.o_dbus_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.o_dbus_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.o_dbus_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.o_dbus_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.o_dbus_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.o_dbus_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.o_dbus_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.o_dbus_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.o_dbus_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.o_dbus_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.o_dbus_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.o_dbus_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.o_dbus_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.o_dbus_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.o_dbus_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.o_dbus_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.o_dbus_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.o_dbus_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.o_dbus_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.o_dbus_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.o_dbus_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.o_dbus_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.o_dbus_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.o_dbus_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.o_dbus_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.o_dbus_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.o_dbus_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.o_dbus_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.cpu.o_dbus_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.cpu.o_dbus_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.cpu.o_dbus_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.o_dbus_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.o_dbus_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.o_dbus_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.o_dbus_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.o_dbus_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.o_dbus_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.o_dbus_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.o_dbus_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.o_dbus_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.o_dbus_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.o_dbus_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.o_dbus_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.o_dbus_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.o_dbus_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.o_dbus_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.o_dbus_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.o_dbus_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.o_dbus_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.o_dbus_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.o_dbus_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.o_dbus_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.o_dbus_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.o_dbus_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.o_dbus_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.o_dbus_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.o_dbus_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.o_dbus_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.o_dbus_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.o_dbus_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.cpu.o_dbus_we
1 1
.names servant.cpu.cpu.bne_or_bge servant.cpu.o_ext_funct3[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.cpu.o_ext_funct3[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.cpu.o_ext_funct3[2]
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.cpu.o_ext_rs1[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.cpu.o_ext_rs1[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.cpu.o_ext_rs1[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.cpu.o_ext_rs1[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.cpu.o_ext_rs1[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.cpu.o_ext_rs1[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.cpu.o_ext_rs1[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.cpu.o_ext_rs1[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.cpu.o_ext_rs1[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.cpu.o_ext_rs1[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.cpu.o_ext_rs1[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.cpu.o_ext_rs1[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.cpu.o_ext_rs1[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.cpu.o_ext_rs1[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.cpu.o_ext_rs1[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.cpu.o_ext_rs1[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.cpu.o_ext_rs1[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.cpu.o_ext_rs1[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.cpu.o_ext_rs1[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.cpu.o_ext_rs1[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.cpu.o_ext_rs1[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.cpu.o_ext_rs1[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.cpu.o_ext_rs1[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.cpu.o_ext_rs1[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.cpu.o_ext_rs1[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.cpu.o_ext_rs1[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.cpu.o_ext_rs1[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.cpu.o_ext_rs1[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.cpu.o_ext_rs1[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.cpu.o_ext_rs1[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.cpu.o_ext_rs1[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.cpu.o_ext_rs1[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.cpu.o_ext_rs2[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.cpu.o_ext_rs2[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.cpu.o_ext_rs2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.cpu.o_ext_rs2[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.cpu.o_ext_rs2[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.cpu.o_ext_rs2[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.cpu.o_ext_rs2[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.cpu.o_ext_rs2[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.cpu.o_ext_rs2[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.cpu.o_ext_rs2[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.cpu.o_ext_rs2[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.cpu.o_ext_rs2[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.cpu.o_ext_rs2[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.cpu.o_ext_rs2[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.cpu.o_ext_rs2[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.cpu.o_ext_rs2[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.cpu.o_ext_rs2[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.cpu.o_ext_rs2[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.cpu.o_ext_rs2[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.cpu.o_ext_rs2[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.cpu.o_ext_rs2[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.cpu.o_ext_rs2[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.cpu.o_ext_rs2[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.cpu.o_ext_rs2[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.cpu.o_ext_rs2[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.cpu.o_ext_rs2[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.cpu.o_ext_rs2[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.cpu.o_ext_rs2[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.cpu.o_ext_rs2[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.cpu.o_ext_rs2[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.cpu.o_ext_rs2[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.cpu.o_ext_rs2[31]
1 1
.names servant.cpu.cpu.ctrl.pc servant.cpu.o_ibus_adr[0]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[1] servant.cpu.o_ibus_adr[1]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[2] servant.cpu.o_ibus_adr[2]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[3] servant.cpu.o_ibus_adr[3]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[4] servant.cpu.o_ibus_adr[4]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[5] servant.cpu.o_ibus_adr[5]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[6] servant.cpu.o_ibus_adr[6]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[7] servant.cpu.o_ibus_adr[7]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[8] servant.cpu.o_ibus_adr[8]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[9] servant.cpu.o_ibus_adr[9]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[10] servant.cpu.o_ibus_adr[10]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[11] servant.cpu.o_ibus_adr[11]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[12] servant.cpu.o_ibus_adr[12]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[13] servant.cpu.o_ibus_adr[13]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[14] servant.cpu.o_ibus_adr[14]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[15] servant.cpu.o_ibus_adr[15]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[16] servant.cpu.o_ibus_adr[16]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[17] servant.cpu.o_ibus_adr[17]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[18] servant.cpu.o_ibus_adr[18]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[19] servant.cpu.o_ibus_adr[19]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[20] servant.cpu.o_ibus_adr[20]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[21] servant.cpu.o_ibus_adr[21]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[22] servant.cpu.o_ibus_adr[22]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[23] servant.cpu.o_ibus_adr[23]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[24] servant.cpu.o_ibus_adr[24]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[25] servant.cpu.o_ibus_adr[25]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[26] servant.cpu.o_ibus_adr[26]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[27] servant.cpu.o_ibus_adr[27]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[28] servant.cpu.o_ibus_adr[28]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[29] servant.cpu.o_ibus_adr[29]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[30] servant.cpu.o_ibus_adr[30]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[31] servant.cpu.o_ibus_adr[31]
1 1
.names $false servant.cpu.o_mdu_valid
1 1
.names servant.cpu.rf_ram_if.rcnt[2] servant.cpu.raddr[0]
1 1
.names servant.cpu.rf_ram_if.rcnt[3] servant.cpu.raddr[1]
1 1
.names servant.cpu.rf_ram_if.rcnt[4] servant.cpu.raddr[2]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.rdata0
1 1
.names servant.clkgen.o_clk servant.cpu.rf_ram.i_clk
1 1
.names servant.cpu.rf_ram_if.rcnt[2] servant.cpu.rf_ram.i_raddr[0]
1 1
.names servant.cpu.rf_ram_if.rcnt[3] servant.cpu.rf_ram.i_raddr[1]
1 1
.names servant.cpu.rf_ram_if.rcnt[4] servant.cpu.rf_ram.i_raddr[2]
1 1
.names servant.cpu.raddr[3] servant.cpu.rf_ram.i_raddr[3]
1 1
.names servant.cpu.raddr[4] servant.cpu.rf_ram.i_raddr[4]
1 1
.names servant.cpu.raddr[5] servant.cpu.rf_ram.i_raddr[5]
1 1
.names servant.cpu.raddr[6] servant.cpu.rf_ram.i_raddr[6]
1 1
.names servant.cpu.raddr[7] servant.cpu.rf_ram.i_raddr[7]
1 1
.names servant.cpu.raddr[8] servant.cpu.rf_ram.i_raddr[8]
1 1
.names servant.clkgen.o_clk servant.cpu.rf_ram_if.i_clk
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.rf_ram_if.i_rreg0[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.rf_ram_if.i_rreg0[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.rf_ram_if.i_rreg0[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.rf_ram_if.i_rreg0[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.rf_ram_if.i_rreg0[4]
1 1
.names $false servant.cpu.rf_ram_if.i_rreg0[5]
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.cpu.rf_ram_if.i_rst
1 1
.names servant.cpu.cpu.o_wreg1[0] servant.cpu.rf_ram_if.i_wreg1[0]
1 1
.names servant.cpu.cpu.o_wreg1[1] servant.cpu.rf_ram_if.i_wreg1[1]
1 1
.names $false servant.cpu.rf_ram_if.i_wreg1[2]
1 1
.names $false servant.cpu.rf_ram_if.i_wreg1[3]
1 1
.names $false servant.cpu.rf_ram_if.i_wreg1[4]
1 1
.names $true servant.cpu.rf_ram_if.i_wreg1[5]
1 1
.names servant.cpu.rf_ram_if.rcnt[2] servant.cpu.rf_ram_if.o_raddr[0]
1 1
.names servant.cpu.rf_ram_if.rcnt[3] servant.cpu.rf_ram_if.o_raddr[1]
1 1
.names servant.cpu.rf_ram_if.rcnt[4] servant.cpu.rf_ram_if.o_raddr[2]
1 1
.names servant.cpu.raddr[3] servant.cpu.rf_ram_if.o_raddr[3]
1 1
.names servant.cpu.raddr[4] servant.cpu.rf_ram_if.o_raddr[4]
1 1
.names servant.cpu.raddr[5] servant.cpu.rf_ram_if.o_raddr[5]
1 1
.names servant.cpu.raddr[6] servant.cpu.rf_ram_if.o_raddr[6]
1 1
.names servant.cpu.raddr[7] servant.cpu.rf_ram_if.o_raddr[7]
1 1
.names servant.cpu.raddr[8] servant.cpu.rf_ram_if.o_raddr[8]
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.rf_ram_if.o_rdata0
1 1
.names servant.cpu.cpu.alu.i_rs1 servant.cpu.rf_ram_if.rdata0[0]
1 1
.names servant.cpu.raddr[3] servant.cpu.rf_ram_if.rreg[0]
1 1
.names servant.cpu.raddr[4] servant.cpu.rf_ram_if.rreg[1]
1 1
.names servant.cpu.raddr[5] servant.cpu.rf_ram_if.rreg[2]
1 1
.names servant.cpu.raddr[6] servant.cpu.rf_ram_if.rreg[3]
1 1
.names servant.cpu.raddr[7] servant.cpu.rf_ram_if.rreg[4]
1 1
.names servant.cpu.raddr[8] servant.cpu.rf_ram_if.rreg[5]
1 1
.names servant.cpu.rf_ram_if.rcnt[0] servant.cpu.rf_ram_if.wcnt[0]
1 1
.names servant.cpu.rf_ram_if.rcnt[1] servant.cpu.rf_ram_if.wcnt[1]
1 1
.names servant.cpu.rf_ram_if.rtrig1 servant.cpu.rf_ram_if.wtrig0
1 1
.names servant.cpu.rf_ram_if.genblk1.wtrig0_r servant.cpu.rf_ram_if.wtrig1
1 1
.names servant.cpu.cpu.csr_imm servant.cpu.rreg0[0]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[5] servant.cpu.rreg0[1]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[6] servant.cpu.rreg0[2]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[7] servant.cpu.rreg0[3]
1 1
.names servant.cpu.cpu.immdec.imm19_12_20[8] servant.cpu.rreg0[4]
1 1
.names $false servant.cpu.rreg0[5]
1 1
.names servant.cpu.cpu.o_wreg1[0] servant.cpu.wreg1[0]
1 1
.names servant.cpu.cpu.o_wreg1[1] servant.cpu.wreg1[1]
1 1
.names $false servant.cpu.wreg1[2]
1 1
.names $false servant.cpu.wreg1[3]
1 1
.names $false servant.cpu.wreg1[4]
1 1
.names $true servant.cpu.wreg1[5]
1 1
.names buttons[0] servant.gpio.buttons[0]
1 1
.names buttons[1] servant.gpio.buttons[1]
1 1
.names buttons[2] servant.gpio.buttons[2]
1 1
.names $false servant.gpio.i_wb_adr[0]
1 1
.names $false servant.gpio.i_wb_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.gpio.i_wb_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.gpio.i_wb_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.gpio.i_wb_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.gpio.i_wb_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.gpio.i_wb_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.gpio.i_wb_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.gpio.i_wb_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.gpio.i_wb_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.gpio.i_wb_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.gpio.i_wb_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.gpio.i_wb_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.gpio.i_wb_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.gpio.i_wb_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.gpio.i_wb_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.gpio.i_wb_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.gpio.i_wb_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.gpio.i_wb_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.gpio.i_wb_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.gpio.i_wb_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.gpio.i_wb_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.gpio.i_wb_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.gpio.i_wb_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.gpio.i_wb_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.gpio.i_wb_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.gpio.i_wb_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.gpio.i_wb_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.gpio.i_wb_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.gpio.i_wb_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.gpio.i_wb_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.gpio.i_wb_adr[31]
1 1
.names servant.clkgen.o_clk servant.gpio.i_wb_clk
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.gpio.i_wb_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.gpio.i_wb_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.gpio.i_wb_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.gpio.i_wb_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.gpio.i_wb_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.gpio.i_wb_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.gpio.i_wb_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.gpio.i_wb_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.gpio.i_wb_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.gpio.i_wb_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.gpio.i_wb_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.gpio.i_wb_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.gpio.i_wb_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.gpio.i_wb_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.gpio.i_wb_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.gpio.i_wb_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.gpio.i_wb_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.gpio.i_wb_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.gpio.i_wb_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.gpio.i_wb_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.gpio.i_wb_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.gpio.i_wb_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.gpio.i_wb_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.gpio.i_wb_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.gpio.i_wb_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.gpio.i_wb_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.gpio.i_wb_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.gpio.i_wb_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.gpio.i_wb_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.gpio.i_wb_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.gpio.i_wb_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.gpio.i_wb_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.gpio.i_wb_we
1 1
.names servant.gpio.o_gpio_reg[0] servant.gpio.led[0]
1 1
.names servant.gpio.o_gpio_reg[1] servant.gpio.led[1]
1 1
.names servant.gpio.o_gpio_reg[2] servant.gpio.led[2]
1 1
.names servant.gpio.o_gpio_reg[3] servant.gpio.led[3]
1 1
.names $false servant.gpio.o_wb_rdt[4]
1 1
.names $false servant.gpio.o_wb_rdt[5]
1 1
.names $false servant.gpio.o_wb_rdt[6]
1 1
.names $false servant.gpio.o_wb_rdt[7]
1 1
.names $false servant.gpio.o_wb_rdt[8]
1 1
.names $false servant.gpio.o_wb_rdt[9]
1 1
.names $false servant.gpio.o_wb_rdt[10]
1 1
.names $false servant.gpio.o_wb_rdt[11]
1 1
.names $false servant.gpio.o_wb_rdt[12]
1 1
.names $false servant.gpio.o_wb_rdt[13]
1 1
.names $false servant.gpio.o_wb_rdt[14]
1 1
.names $false servant.gpio.o_wb_rdt[15]
1 1
.names $false servant.gpio.o_wb_rdt[16]
1 1
.names $false servant.gpio.o_wb_rdt[17]
1 1
.names $false servant.gpio.o_wb_rdt[18]
1 1
.names $false servant.gpio.o_wb_rdt[19]
1 1
.names $false servant.gpio.o_wb_rdt[20]
1 1
.names $false servant.gpio.o_wb_rdt[21]
1 1
.names $false servant.gpio.o_wb_rdt[22]
1 1
.names $false servant.gpio.o_wb_rdt[23]
1 1
.names $false servant.gpio.o_wb_rdt[24]
1 1
.names $false servant.gpio.o_wb_rdt[25]
1 1
.names $false servant.gpio.o_wb_rdt[26]
1 1
.names $false servant.gpio.o_wb_rdt[27]
1 1
.names $false servant.gpio.o_wb_rdt[28]
1 1
.names i_clk servant.i_clk
1 1
.names i_flash_miso servant.i_flash_miso
1 1
.names i_rst servant.i_rst
1 1
.names i_rxd servant.i_rxd
1 1
.names servant.inst_servant_estu.o_cpu_rdt[0] servant.i_wb_acc_rdt[0]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[1] servant.i_wb_acc_rdt[1]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[2] servant.i_wb_acc_rdt[2]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[3] servant.i_wb_acc_rdt[3]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[4] servant.i_wb_acc_rdt[4]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[5] servant.i_wb_acc_rdt[5]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[6] servant.i_wb_acc_rdt[6]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[7] servant.i_wb_acc_rdt[7]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[8] servant.i_wb_acc_rdt[8]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[9] servant.i_wb_acc_rdt[9]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[10] servant.i_wb_acc_rdt[10]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[11] servant.i_wb_acc_rdt[11]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[12] servant.i_wb_acc_rdt[12]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[13] servant.i_wb_acc_rdt[13]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[14] servant.i_wb_acc_rdt[14]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[15] servant.i_wb_acc_rdt[15]
1 1
.names $false servant.i_wb_acc_rdt[16]
1 1
.names $false servant.i_wb_acc_rdt[17]
1 1
.names $false servant.i_wb_acc_rdt[18]
1 1
.names $false servant.i_wb_acc_rdt[19]
1 1
.names $false servant.i_wb_acc_rdt[20]
1 1
.names $false servant.i_wb_acc_rdt[21]
1 1
.names $false servant.i_wb_acc_rdt[22]
1 1
.names $false servant.i_wb_acc_rdt[23]
1 1
.names $false servant.i_wb_acc_rdt[24]
1 1
.names $false servant.i_wb_acc_rdt[25]
1 1
.names $false servant.i_wb_acc_rdt[26]
1 1
.names $false servant.i_wb_acc_rdt[27]
1 1
.names $false servant.i_wb_acc_rdt[28]
1 1
.names $false servant.i_wb_acc_rdt[29]
1 1
.names $false servant.i_wb_acc_rdt[30]
1 1
.names $false servant.i_wb_acc_rdt[31]
1 1
.names servant.u_servant_uart.o_cpu_rdt[0] servant.i_wb_uart_rdt[0]
1 1
.names servant.u_servant_uart.o_cpu_rdt[1] servant.i_wb_uart_rdt[1]
1 1
.names servant.u_servant_uart.o_cpu_rdt[2] servant.i_wb_uart_rdt[2]
1 1
.names servant.u_servant_uart.o_cpu_rdt[3] servant.i_wb_uart_rdt[3]
1 1
.names servant.u_servant_uart.o_cpu_rdt[4] servant.i_wb_uart_rdt[4]
1 1
.names servant.u_servant_uart.o_cpu_rdt[5] servant.i_wb_uart_rdt[5]
1 1
.names servant.u_servant_uart.o_cpu_rdt[6] servant.i_wb_uart_rdt[6]
1 1
.names servant.u_servant_uart.o_cpu_rdt[7] servant.i_wb_uart_rdt[7]
1 1
.names $false servant.i_wb_uart_rdt[8]
1 1
.names $false servant.i_wb_uart_rdt[9]
1 1
.names $false servant.i_wb_uart_rdt[10]
1 1
.names $false servant.i_wb_uart_rdt[11]
1 1
.names $false servant.i_wb_uart_rdt[12]
1 1
.names $false servant.i_wb_uart_rdt[13]
1 1
.names $false servant.i_wb_uart_rdt[14]
1 1
.names $false servant.i_wb_uart_rdt[15]
1 1
.names $false servant.i_wb_uart_rdt[16]
1 1
.names $false servant.i_wb_uart_rdt[17]
1 1
.names $false servant.i_wb_uart_rdt[18]
1 1
.names $false servant.i_wb_uart_rdt[19]
1 1
.names $false servant.i_wb_uart_rdt[20]
1 1
.names $false servant.i_wb_uart_rdt[21]
1 1
.names $false servant.i_wb_uart_rdt[22]
1 1
.names $false servant.i_wb_uart_rdt[23]
1 1
.names $false servant.i_wb_uart_rdt[24]
1 1
.names $false servant.i_wb_uart_rdt[25]
1 1
.names $false servant.i_wb_uart_rdt[26]
1 1
.names $false servant.i_wb_uart_rdt[27]
1 1
.names $false servant.i_wb_uart_rdt[28]
1 1
.names $false servant.i_wb_uart_rdt[29]
1 1
.names $false servant.i_wb_uart_rdt[30]
1 1
.names $false servant.i_wb_uart_rdt[31]
1 1
.names servant.inst_servant_estu.inst_estu.start_inf_dd servant.inst_servant_estu.clr_start_inference
1 1
.names servant.inst_servant_estu.inst_estu.i_clr_valid_ll_ext servant.inst_servant_estu.clr_valid_ll_ext
1 1
.names servant.inst_servant_estu.inst_estu.end_inference servant.inst_servant_estu.end_inference
1 1
.names $false servant.inst_servant_estu.i_cpu_adr[0]
1 1
.names $false servant.inst_servant_estu.i_cpu_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_estu.i_cpu_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.inst_servant_estu.i_cpu_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.inst_servant_estu.i_cpu_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.inst_servant_estu.i_cpu_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.inst_servant_estu.i_cpu_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.inst_servant_estu.i_cpu_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.inst_servant_estu.i_cpu_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.inst_servant_estu.i_cpu_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.inst_servant_estu.i_cpu_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.inst_servant_estu.i_cpu_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.inst_servant_estu.i_cpu_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.inst_servant_estu.i_cpu_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.inst_servant_estu.i_cpu_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.inst_servant_estu.i_cpu_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.inst_servant_estu.i_cpu_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.inst_servant_estu.i_cpu_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.inst_servant_estu.i_cpu_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.inst_servant_estu.i_cpu_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.inst_servant_estu.i_cpu_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.inst_servant_estu.i_cpu_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.inst_servant_estu.i_cpu_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.inst_servant_estu.i_cpu_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.inst_servant_estu.i_cpu_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.inst_servant_estu.i_cpu_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.inst_servant_estu.i_cpu_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.inst_servant_estu.i_cpu_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.inst_servant_estu.i_cpu_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.inst_servant_estu.i_cpu_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.inst_servant_estu.i_cpu_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.inst_servant_estu.i_cpu_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.inst_servant_estu.i_cpu_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.inst_servant_estu.i_cpu_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.inst_servant_estu.i_cpu_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.inst_servant_estu.i_cpu_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.inst_servant_estu.i_cpu_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.inst_servant_estu.i_cpu_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.inst_servant_estu.i_cpu_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.inst_servant_estu.i_cpu_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.inst_servant_estu.i_cpu_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.inst_servant_estu.i_cpu_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.inst_servant_estu.i_cpu_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.inst_servant_estu.i_cpu_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.inst_servant_estu.i_cpu_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.inst_servant_estu.i_cpu_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.inst_servant_estu.i_cpu_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.inst_servant_estu.i_cpu_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.inst_servant_estu.i_cpu_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.inst_servant_estu.i_cpu_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.inst_servant_estu.i_cpu_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.inst_servant_estu.i_cpu_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.inst_servant_estu.i_cpu_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.inst_servant_estu.i_cpu_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.inst_servant_estu.i_cpu_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.inst_servant_estu.i_cpu_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.inst_servant_estu.i_cpu_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.inst_servant_estu.i_cpu_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.inst_servant_estu.i_cpu_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.inst_servant_estu.i_cpu_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.inst_servant_estu.i_cpu_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.inst_servant_estu.i_cpu_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.inst_servant_estu.i_cpu_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.inst_servant_estu.i_cpu_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_estu.i_cpu_we
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.i_sample_mem_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.i_sample_mem_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.i_sample_mem_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.i_sample_mem_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.i_sample_mem_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.i_sample_mem_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.i_sample_mem_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.i_sample_mem_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.i_sample_mem_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.i_sample_mem_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.i_sample_mem_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.i_sample_mem_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.i_sample_mem_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.i_sample_mem_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.i_sample_mem_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.i_sample_mem_spi[15]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.i_wb_clk
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.i_wb_rst
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[80] servant.inst_servant_estu.inst_estu.addr_offset_ext[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[81] servant.inst_servant_estu.inst_estu.addr_offset_ext[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[82] servant.inst_servant_estu.inst_estu.addr_offset_ext[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[83] servant.inst_servant_estu.inst_estu.addr_offset_ext[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[84] servant.inst_servant_estu.inst_estu.addr_offset_ext[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[85] servant.inst_servant_estu.inst_estu.addr_offset_ext[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[86] servant.inst_servant_estu.inst_estu.addr_offset_ext[6]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.clk
1 1
.names $undef servant.inst_servant_estu.inst_estu.empty_stack_to_dp
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[39] servant.inst_servant_estu.inst_estu.en_port_wr[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[40] servant.inst_servant_estu.inst_estu.en_port_wr[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[41] servant.inst_servant_estu.inst_estu.en_port_wr[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[42] servant.inst_servant_estu.inst_estu.en_port_wr[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[3] servant.inst_servant_estu.inst_estu.en_wr_stack
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.encoding_slot_i.bypass
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.clk
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.data_in[15]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.detect
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.clk
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.clk
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[3]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta[7]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.addrb[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.addrb[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.addrb[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.addrb[3]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.clk
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[3]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.doutb[7]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ena
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.enb
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[1]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.ram_data_b[7]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.regceb
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.rst
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.delta_mem.wea
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.en
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.en_dd
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addra[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addra[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addra[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.rr_channel_cnt[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addra[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addrb[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addrb[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addrb[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.channel_cnt[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.addrb[3]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.clk
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[4]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[5]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[6]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.prev_sample[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.dina[7]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.ena
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.enb
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[1]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[2]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[3]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[7]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[8]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[9]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[10]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[11]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[12]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[13]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[14]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[15]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[16]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[17]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[18]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[19]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[20]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[21]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[22]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[23]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[24]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[25]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[26]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[27]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[28]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[29]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[30]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.init_bram_to_zero.ram_index[31]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.regceb
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.sample_mem.wea
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.dm_valid
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.en
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.neg_spike servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.neg_spike
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.pos_spike
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.rst
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.clk
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.en
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.pos_spike servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_s
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.clk
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.en
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.delta_modulator_1.neg_spike servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_s
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_out_1[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_out_1[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_out_2[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_out_2[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.spike_bin[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.spike_bin[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.spike_bin[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.spike_bin[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.valid_bin
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_adr[0]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_adr[3]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[0]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[1]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[2]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[3]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[4]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[5]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[6]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[7]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[8] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[8]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[9] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[9]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[10] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[10]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[11]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[12] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[12]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[13] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[13]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[14] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[14]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.i_sample_mem_dat[15]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.inference_done
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.clk
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.enb
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[0]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[1]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[2]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[3]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[7]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[8]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[9]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[10]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[11]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[12]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[13]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[14]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[15]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[16]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[17]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[18]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[19]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[20]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[21]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[22]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[23]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[24]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[25]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[26]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[27]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[28]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[29]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[30]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.init_bram_to_zero.ram_index[31]
1 1
.names $true servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.regceb
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.buffer.rst
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.clk
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.data_in[15]
1 1
.names $false servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_addr[0]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_addr[1]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_addr[2]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_addr[3]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[0]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[1]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[2] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[2]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[3] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[3]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[4] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[4]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[5] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[5]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[6] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[6]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[7] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[7]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[8] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[8]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[9] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[9]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[10] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[10]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[11] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[11]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[12] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[12]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[13] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[13]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[14] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[14]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[15] servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.external_data_in[15]
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_i.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.input_buffer_valid
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.encoding_slot_i.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_int[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[0] servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_int[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_2.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_int[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.spike_p[1] servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin_int[3]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.encoding_slot_emg_i.s2p_1.valid servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin_int
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[139] servant.inst_servant_estu.inst_estu.ext_offset_stack[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[140] servant.inst_servant_estu.inst_estu.ext_offset_stack[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[141] servant.inst_servant_estu.inst_estu.ext_offset_stack[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[142] servant.inst_servant_estu.inst_estu.ext_offset_stack[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[143] servant.inst_servant_estu.inst_estu.ext_offset_stack[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[144] servant.inst_servant_estu.inst_estu.ext_offset_stack[5]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.i_clk_enc
1 1
.names servant.inst_servant_estu.mm_encoding_bypass servant.inst_servant_estu.inst_estu.i_encoding_bypass
1 1
.names servant.inst_servant_estu.mm_external_wren[0] servant.inst_servant_estu.inst_estu.i_external_wren[0]
1 1
.names servant.inst_servant_estu.mm_external_wren[1] servant.inst_servant_estu.inst_estu.i_external_wren[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.inst_estu.i_int_mem1[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.inst_estu.i_int_mem1[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.inst_estu.i_int_mem1[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.inst_estu.i_int_mem1[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.inst_estu.i_int_mem1[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.inst_estu.i_int_mem1[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.inst_estu.i_int_mem1[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.inst_estu.i_int_mem1[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.inst_estu.i_int_mem1[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.inst_estu.i_int_mem1[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.inst_estu.i_int_mem1[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.inst_estu.i_int_mem1[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.inst_estu.i_int_mem1[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.inst_estu.i_int_mem1[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.inst_estu.i_int_mem1[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.inst_estu.i_int_mem1[15]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_estu.inst_estu.i_int_mem1_wr_addr[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.inst_estu.i_int_mem2[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.inst_estu.i_int_mem2[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.inst_estu.i_int_mem2[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.inst_estu.i_int_mem2[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.inst_estu.i_int_mem2[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.inst_estu.i_int_mem2[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.inst_estu.i_int_mem2[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.inst_estu.i_int_mem2[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.inst_estu.i_int_mem2[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.inst_estu.i_int_mem2[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.inst_estu.i_int_mem2[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.inst_estu.i_int_mem2[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.inst_estu.i_int_mem2[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.inst_estu.i_int_mem2[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.inst_estu.i_int_mem2[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.inst_estu.i_int_mem2[15]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_estu.inst_estu.i_int_mem2_wr_addr[13]
1 1
.names $false servant.inst_servant_estu.inst_estu.i_sample_mem_adr[0]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_estu.inst_estu.i_sample_mem_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.inst_servant_estu.inst_estu.i_sample_mem_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.inst_servant_estu.inst_estu.i_sample_mem_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.inst_servant_estu.inst_estu.i_sample_mem_adr[4]
1 1
.names $false servant.inst_servant_estu.inst_estu.i_sample_mem_adr[5]
1 1
.names $false servant.inst_servant_estu.inst_estu.i_sample_mem_adr[6]
1 1
.names $false servant.inst_servant_estu.inst_estu.i_sample_mem_adr[7]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[0] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[0]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[1] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[1]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[2] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[2]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[3] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[3]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[4] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[4]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[5] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[5]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[6] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[6]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[7] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[7]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[8] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[8]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[9] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[9]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[10] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[10]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[11] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[11]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[12] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[12]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[13] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[13]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[14] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[14]
1 1
.names servant.inst_servant_estu.mm_sample_mem_dat[15] servant.inst_servant_estu.inst_estu.i_sample_mem_dat[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.inst_estu.i_sample_mem_spi[15]
1 1
.names servant.inst_servant_estu.mm_start_inference servant.inst_servant_estu.inst_estu.i_start_inference
1 1
.names $undef servant.inst_servant_estu.inst_estu.input_adr_nxt[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[51] servant.inst_servant_estu.inst_estu.k_gen_id
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[4] servant.inst_servant_estu.inst_estu.load_stack_wentries_en
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[132] servant.inst_servant_estu.inst_estu.mode[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[133] servant.inst_servant_estu.inst_estu.mode[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[134] servant.inst_servant_estu.inst_estu.mode[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[135] servant.inst_servant_estu.inst_estu.mode[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[136] servant.inst_servant_estu.inst_estu.mode[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[126] servant.inst_servant_estu.inst_estu.num_input_neurons[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[127] servant.inst_servant_estu.inst_estu.num_input_neurons[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[128] servant.inst_servant_estu.inst_estu.num_input_neurons[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[129] servant.inst_servant_estu.inst_estu.num_input_neurons[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[130] servant.inst_servant_estu.inst_estu.num_input_neurons[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[131] servant.inst_servant_estu.inst_estu.num_input_neurons[5]
1 1
.names servant.inst_servant_estu.mm_num_instr[0] servant.inst_servant_estu.inst_estu.num_instr[0]
1 1
.names servant.inst_servant_estu.mm_num_instr[1] servant.inst_servant_estu.inst_estu.num_instr[1]
1 1
.names servant.inst_servant_estu.mm_num_instr[2] servant.inst_servant_estu.inst_estu.num_instr[2]
1 1
.names servant.inst_servant_estu.mm_num_instr[3] servant.inst_servant_estu.inst_estu.num_instr[3]
1 1
.names servant.inst_servant_estu.mm_num_instr[4] servant.inst_servant_estu.inst_estu.num_instr[4]
1 1
.names servant.inst_servant_estu.mm_num_instr[5] servant.inst_servant_estu.inst_estu.num_instr[5]
1 1
.names servant.inst_servant_estu.mm_num_instr[6] servant.inst_servant_estu.inst_estu.num_instr[6]
1 1
.names servant.inst_servant_estu.mm_num_instr[7] servant.inst_servant_estu.inst_estu.num_instr[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[116] servant.inst_servant_estu.inst_estu.num_output_neurons[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[117] servant.inst_servant_estu.inst_estu.num_output_neurons[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[118] servant.inst_servant_estu.inst_estu.num_output_neurons[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[119] servant.inst_servant_estu.inst_estu.num_output_neurons[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[120] servant.inst_servant_estu.inst_estu.num_output_neurons[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[121] servant.inst_servant_estu.inst_estu.num_output_neurons[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[122] servant.inst_servant_estu.inst_estu.num_output_neurons[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[123] servant.inst_servant_estu.inst_estu.num_output_neurons[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[124] servant.inst_servant_estu.inst_estu.num_output_neurons[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[125] servant.inst_servant_estu.inst_estu.num_output_neurons[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[116] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[117] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[118] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[119] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[120] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[121] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[122] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[123] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[124] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[125] servant.inst_servant_estu.inst_estu.num_output_neurons_mux[9]
1 1
.names servant.inst_servant_estu.inst_estu.start_inf_dd servant.inst_servant_estu.inst_estu.o_clr_start_inf
1 1
.names servant.inst_servant_estu.data_last_layer[0] servant.inst_servant_estu.inst_estu.o_data_last_layer[0]
1 1
.names servant.inst_servant_estu.data_last_layer[1] servant.inst_servant_estu.inst_estu.o_data_last_layer[1]
1 1
.names servant.inst_servant_estu.data_last_layer[2] servant.inst_servant_estu.inst_estu.o_data_last_layer[2]
1 1
.names servant.inst_servant_estu.data_last_layer[3] servant.inst_servant_estu.inst_estu.o_data_last_layer[3]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.inst_servant_estu.inst_estu.o_data_last_layer[4]
1 1
.names servant.inst_servant_estu.data_last_layer[5] servant.inst_servant_estu.inst_estu.o_data_last_layer[5]
1 1
.names servant.inst_servant_estu.data_last_layer[6] servant.inst_servant_estu.inst_estu.o_data_last_layer[6]
1 1
.names servant.inst_servant_estu.data_last_layer[7] servant.inst_servant_estu.inst_estu.o_data_last_layer[7]
1 1
.names servant.inst_servant_estu.data_last_layer[8] servant.inst_servant_estu.inst_estu.o_data_last_layer[8]
1 1
.names servant.inst_servant_estu.data_last_layer[9] servant.inst_servant_estu.inst_estu.o_data_last_layer[9]
1 1
.names servant.inst_servant_estu.data_last_layer[10] servant.inst_servant_estu.inst_estu.o_data_last_layer[10]
1 1
.names servant.inst_servant_estu.data_last_layer[11] servant.inst_servant_estu.inst_estu.o_data_last_layer[11]
1 1
.names servant.inst_servant_estu.data_last_layer[12] servant.inst_servant_estu.inst_estu.o_data_last_layer[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[102] servant.inst_servant_estu.inst_estu.r_baddr1[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[103] servant.inst_servant_estu.inst_estu.r_baddr1[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[104] servant.inst_servant_estu.inst_estu.r_baddr1[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[105] servant.inst_servant_estu.inst_estu.r_baddr1[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[106] servant.inst_servant_estu.inst_estu.r_baddr1[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[107] servant.inst_servant_estu.inst_estu.r_baddr1[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[108] servant.inst_servant_estu.inst_estu.r_baddr1[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[109] servant.inst_servant_estu.inst_estu.r_baddr1[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[110] servant.inst_servant_estu.inst_estu.r_baddr1[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[111] servant.inst_servant_estu.inst_estu.r_baddr1[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[112] servant.inst_servant_estu.inst_estu.r_baddr1[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[113] servant.inst_servant_estu.inst_estu.r_baddr1[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[114] servant.inst_servant_estu.inst_estu.r_baddr1[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[115] servant.inst_servant_estu.inst_estu.r_baddr1[13]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[88] servant.inst_servant_estu.inst_estu.r_baddr2[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[89] servant.inst_servant_estu.inst_estu.r_baddr2[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[90] servant.inst_servant_estu.inst_estu.r_baddr2[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[91] servant.inst_servant_estu.inst_estu.r_baddr2[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[92] servant.inst_servant_estu.inst_estu.r_baddr2[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[93] servant.inst_servant_estu.inst_estu.r_baddr2[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[94] servant.inst_servant_estu.inst_estu.r_baddr2[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[95] servant.inst_servant_estu.inst_estu.r_baddr2[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[96] servant.inst_servant_estu.inst_estu.r_baddr2[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[97] servant.inst_servant_estu.inst_estu.r_baddr2[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[98] servant.inst_servant_estu.inst_estu.r_baddr2[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[99] servant.inst_servant_estu.inst_estu.r_baddr2[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[100] servant.inst_servant_estu.inst_estu.r_baddr2[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[101] servant.inst_servant_estu.inst_estu.r_baddr2[13]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[43] servant.inst_servant_estu.inst_estu.r_en_ext[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[44] servant.inst_servant_estu.inst_estu.r_en_ext[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[45] servant.inst_servant_estu.inst_estu.r_en_ext[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[46] servant.inst_servant_estu.inst_estu.r_en_ext[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[47] servant.inst_servant_estu.inst_estu.raddr_sel[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[48] servant.inst_servant_estu.inst_estu.raddr_sel[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[49] servant.inst_servant_estu.inst_estu.raddr_sel[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[50] servant.inst_servant_estu.inst_estu.raddr_sel[3]
1 1
.names $undef servant.inst_servant_estu.inst_estu.rd_en_intmem
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.rst
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[0] servant.inst_servant_estu.inst_estu.spike_bin[0]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[1] servant.inst_servant_estu.inst_estu.spike_bin[1]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[2] servant.inst_servant_estu.inst_estu.spike_bin[2]
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.spike_bin[3] servant.inst_servant_estu.inst_estu.spike_bin[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[157] servant.inst_servant_estu.inst_estu.stack_rbaddr[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[158] servant.inst_servant_estu.inst_estu.stack_rbaddr[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[159] servant.inst_servant_estu.inst_estu.stack_rbaddr[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[160] servant.inst_servant_estu.inst_estu.stack_rbaddr[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[161] servant.inst_servant_estu.inst_estu.stack_rbaddr[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[162] servant.inst_servant_estu.inst_estu.stack_rbaddr[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[163] servant.inst_servant_estu.inst_estu.stack_rbaddr[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[164] servant.inst_servant_estu.inst_estu.stack_rbaddr[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[165] servant.inst_servant_estu.inst_estu.stack_rbaddr[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[166] servant.inst_servant_estu.inst_estu.stack_rbaddr[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[167] servant.inst_servant_estu.inst_estu.stack_rbaddr[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[168] servant.inst_servant_estu.inst_estu.stack_rbaddr[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[145] servant.inst_servant_estu.inst_estu.stack_wbaddr[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[146] servant.inst_servant_estu.inst_estu.stack_wbaddr[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[147] servant.inst_servant_estu.inst_estu.stack_wbaddr[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[148] servant.inst_servant_estu.inst_estu.stack_wbaddr[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[149] servant.inst_servant_estu.inst_estu.stack_wbaddr[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[150] servant.inst_servant_estu.inst_estu.stack_wbaddr[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[151] servant.inst_servant_estu.inst_estu.stack_wbaddr[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[152] servant.inst_servant_estu.inst_estu.stack_wbaddr[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[153] servant.inst_servant_estu.inst_estu.stack_wbaddr[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[154] servant.inst_servant_estu.inst_estu.stack_wbaddr[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[155] servant.inst_servant_estu.inst_estu.stack_wbaddr[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[156] servant.inst_servant_estu.inst_estu.stack_wbaddr[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[5] servant.inst_servant_estu.inst_estu.threshold[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[6] servant.inst_servant_estu.inst_estu.threshold[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[7] servant.inst_servant_estu.inst_estu.threshold[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[8] servant.inst_servant_estu.inst_estu.threshold[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[9] servant.inst_servant_estu.inst_estu.threshold[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[10] servant.inst_servant_estu.inst_estu.threshold[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[11] servant.inst_servant_estu.inst_estu.threshold[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[12] servant.inst_servant_estu.inst_estu.threshold[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[13] servant.inst_servant_estu.inst_estu.threshold[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[14] servant.inst_servant_estu.inst_estu.threshold[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[15] servant.inst_servant_estu.inst_estu.threshold[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[16] servant.inst_servant_estu.inst_estu.threshold[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[17] servant.inst_servant_estu.inst_estu.threshold[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[18] servant.inst_servant_estu.inst_estu.threshold[13]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[19] servant.inst_servant_estu.inst_estu.threshold[14]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[20] servant.inst_servant_estu.inst_estu.threshold[15]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[21] servant.inst_servant_estu.inst_estu.threshold[16]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[22] servant.inst_servant_estu.inst_estu.threshold[17]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[23] servant.inst_servant_estu.inst_estu.threshold[18]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[24] servant.inst_servant_estu.inst_estu.threshold[19]
1 1
.names servant.clkgen.o_clk servant.inst_servant_estu.inst_estu.u_fsm_estu.clk
1 1
.names servant.inst_servant_estu.inst_estu.clr servant.inst_servant_estu.inst_estu.u_fsm_estu.clr
1 1
.names servant.inst_servant_estu.inst_estu.clr_pc servant.inst_servant_estu.inst_estu.u_fsm_estu.clr_pc
1 1
.names servant.inst_servant_estu.inst_estu.en servant.inst_servant_estu.inst_estu.u_fsm_estu.en
1 1
.names servant.inst_servant_estu.inst_estu.fetch_instr servant.inst_servant_estu.inst_estu.u_fsm_estu.fetch_instr
1 1
.names servant.inst_servant_estu.inst_estu.last_instr servant.inst_servant_estu.inst_estu.u_fsm_estu.last_instr
1 1
.names servant.inst_servant_estu.inst_estu.load_push_stack servant.inst_servant_estu.inst_estu.u_fsm_estu.load_push_stack
1 1
.names servant.inst_servant_estu.inst_estu.r_en_ext_stack servant.inst_servant_estu.inst_estu.u_fsm_estu.r_en_ext_stack
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_estu.inst_estu.u_fsm_estu.rst
1 1
.names servant.inst_servant_estu.inst_estu.start_inf_dd servant.inst_servant_estu.inst_estu.u_fsm_estu.start_inference
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[137] servant.inst_servant_estu.inst_estu.u_fsm_estu.use_v
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[138] servant.inst_servant_estu.inst_estu.u_fsm_estu.v_gen_id
1 1
.names servant.inst_servant_estu.inst_estu.valid_instr servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_instr
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[87] servant.inst_servant_estu.inst_estu.use_stack
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[137] servant.inst_servant_estu.inst_estu.use_v
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[138] servant.inst_servant_estu.inst_estu.v_gen_id
1 1
.names servant.inst_servant_estu.inst_estu.encoding_slot_i.valid_bin servant.inst_servant_estu.inst_estu.valid_bin
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_data servant.inst_servant_estu.inst_estu.valid_data
1 1
.names servant.inst_servant_estu.inst_estu.u_fsm_estu.valid_op servant.inst_servant_estu.inst_estu.valid_op
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[25] servant.inst_servant_estu.inst_estu.voltage_decay[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[26] servant.inst_servant_estu.inst_estu.voltage_decay[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[27] servant.inst_servant_estu.inst_estu.voltage_decay[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[28] servant.inst_servant_estu.inst_estu.voltage_decay[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[29] servant.inst_servant_estu.inst_estu.voltage_decay[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[30] servant.inst_servant_estu.inst_estu.voltage_decay[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[31] servant.inst_servant_estu.inst_estu.voltage_decay[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[32] servant.inst_servant_estu.inst_estu.voltage_decay[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[33] servant.inst_servant_estu.inst_estu.voltage_decay[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[34] servant.inst_servant_estu.inst_estu.voltage_decay[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[35] servant.inst_servant_estu.inst_estu.voltage_decay[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[36] servant.inst_servant_estu.inst_estu.voltage_decay[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[37] servant.inst_servant_estu.inst_estu.voltage_decay[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[38] servant.inst_servant_estu.inst_estu.voltage_decay[13]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[66] servant.inst_servant_estu.inst_estu.wr_baddr1[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[67] servant.inst_servant_estu.inst_estu.wr_baddr1[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[68] servant.inst_servant_estu.inst_estu.wr_baddr1[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[69] servant.inst_servant_estu.inst_estu.wr_baddr1[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[70] servant.inst_servant_estu.inst_estu.wr_baddr1[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[71] servant.inst_servant_estu.inst_estu.wr_baddr1[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[72] servant.inst_servant_estu.inst_estu.wr_baddr1[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[73] servant.inst_servant_estu.inst_estu.wr_baddr1[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[74] servant.inst_servant_estu.inst_estu.wr_baddr1[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[75] servant.inst_servant_estu.inst_estu.wr_baddr1[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[76] servant.inst_servant_estu.inst_estu.wr_baddr1[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[77] servant.inst_servant_estu.inst_estu.wr_baddr1[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[78] servant.inst_servant_estu.inst_estu.wr_baddr1[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[79] servant.inst_servant_estu.inst_estu.wr_baddr1[13]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[52] servant.inst_servant_estu.inst_estu.wr_baddr2[0]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[53] servant.inst_servant_estu.inst_estu.wr_baddr2[1]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[54] servant.inst_servant_estu.inst_estu.wr_baddr2[2]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[55] servant.inst_servant_estu.inst_estu.wr_baddr2[3]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[56] servant.inst_servant_estu.inst_estu.wr_baddr2[4]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[57] servant.inst_servant_estu.inst_estu.wr_baddr2[5]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[58] servant.inst_servant_estu.inst_estu.wr_baddr2[6]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[59] servant.inst_servant_estu.inst_estu.wr_baddr2[7]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[60] servant.inst_servant_estu.inst_estu.wr_baddr2[8]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[61] servant.inst_servant_estu.inst_estu.wr_baddr2[9]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[62] servant.inst_servant_estu.inst_estu.wr_baddr2[10]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[63] servant.inst_servant_estu.inst_estu.wr_baddr2[11]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[64] servant.inst_servant_estu.inst_estu.wr_baddr2[12]
1 1
.names servant.inst_servant_estu.inst_estu.instruction_out_full[65] servant.inst_servant_estu.inst_estu.wr_baddr2[13]
1 1
.names $undef servant.inst_servant_estu.inst_estu.wren_wr_addr_gen_ext
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[16]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[17]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[18]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[19]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[20]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[21]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[22]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[23]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[24]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[25]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[26]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[27]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[28]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[29]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[30]
1 1
.names $false servant.inst_servant_estu.o_cpu_rdt[31]
1 1
.names servant.inst_servant_estu.data_last_layer[0] servant.inst_servant_estu.o_data_last_layer[0]
1 1
.names servant.inst_servant_estu.data_last_layer[1] servant.inst_servant_estu.o_data_last_layer[1]
1 1
.names servant.inst_servant_estu.data_last_layer[2] servant.inst_servant_estu.o_data_last_layer[2]
1 1
.names servant.inst_servant_estu.data_last_layer[3] servant.inst_servant_estu.o_data_last_layer[3]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.inst_servant_estu.o_data_last_layer[4]
1 1
.names servant.inst_servant_estu.data_last_layer[5] servant.inst_servant_estu.o_data_last_layer[5]
1 1
.names servant.inst_servant_estu.data_last_layer[6] servant.inst_servant_estu.o_data_last_layer[6]
1 1
.names servant.inst_servant_estu.data_last_layer[7] servant.inst_servant_estu.o_data_last_layer[7]
1 1
.names servant.inst_servant_estu.data_last_layer[8] servant.inst_servant_estu.o_data_last_layer[8]
1 1
.names servant.inst_servant_estu.data_last_layer[9] servant.inst_servant_estu.o_data_last_layer[9]
1 1
.names servant.inst_servant_estu.data_last_layer[10] servant.inst_servant_estu.o_data_last_layer[10]
1 1
.names servant.inst_servant_estu.data_last_layer[11] servant.inst_servant_estu.o_data_last_layer[11]
1 1
.names servant.inst_servant_estu.data_last_layer[12] servant.inst_servant_estu.o_data_last_layer[12]
1 1
.names servant.inst_servant_estu.inst_estu.o_valid_last_layer servant.inst_servant_estu.valid_last_layer
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_estu.wr_addr_intmem1_spi[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_estu.wr_addr_intmem1_spi[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_estu.wr_addr_intmem1_spi[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_estu.wr_addr_intmem1_spi[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_estu.wr_addr_intmem1_spi[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_estu.wr_addr_intmem1_spi[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_estu.wr_addr_intmem1_spi[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_estu.wr_addr_intmem1_spi[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_estu.wr_addr_intmem1_spi[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_estu.wr_addr_intmem1_spi[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_estu.wr_addr_intmem1_spi[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_estu.wr_addr_intmem1_spi[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_estu.wr_addr_intmem1_spi[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_estu.wr_addr_intmem1_spi[13]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_estu.wr_addr_intmem2_spi[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_estu.wr_addr_intmem2_spi[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_estu.wr_addr_intmem2_spi[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_estu.wr_addr_intmem2_spi[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_estu.wr_addr_intmem2_spi[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_estu.wr_addr_intmem2_spi[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_estu.wr_addr_intmem2_spi[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_estu.wr_addr_intmem2_spi[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_estu.wr_addr_intmem2_spi[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_estu.wr_addr_intmem2_spi[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_estu.wr_addr_intmem2_spi[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_estu.wr_addr_intmem2_spi[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_estu.wr_addr_intmem2_spi[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_estu.wr_addr_intmem2_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.wr_data_intmem1_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.wr_data_intmem1_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.wr_data_intmem1_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.wr_data_intmem1_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.wr_data_intmem1_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.wr_data_intmem1_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.wr_data_intmem1_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.wr_data_intmem1_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.wr_data_intmem1_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.wr_data_intmem1_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.wr_data_intmem1_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.wr_data_intmem1_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.wr_data_intmem1_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.wr_data_intmem1_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.wr_data_intmem1_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.wr_data_intmem1_spi[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_estu.wr_data_intmem2_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_estu.wr_data_intmem2_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_estu.wr_data_intmem2_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_estu.wr_data_intmem2_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_estu.wr_data_intmem2_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_estu.wr_data_intmem2_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_estu.wr_data_intmem2_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_estu.wr_data_intmem2_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_estu.wr_data_intmem2_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_estu.wr_data_intmem2_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_estu.wr_data_intmem2_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_estu.wr_data_intmem2_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_estu.wr_data_intmem2_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_estu.wr_data_intmem2_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_estu.wr_data_intmem2_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_estu.wr_data_intmem2_spi[15]
1 1
.names i_flash_miso servant.inst_servant_spi.i_flash_miso
1 1
.names servant.clkgen.o_clk servant.inst_servant_spi.i_wb_clk
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_spi.i_wb_rst
1 1
.names $false servant.inst_servant_spi.i_wb_spi_adr[0]
1 1
.names $false servant.inst_servant_spi.i_wb_spi_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.inst_servant_spi.i_wb_spi_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.inst_servant_spi.i_wb_spi_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.inst_servant_spi.i_wb_spi_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.inst_servant_spi.i_wb_spi_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.inst_servant_spi.i_wb_spi_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.inst_servant_spi.i_wb_spi_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.inst_servant_spi.i_wb_spi_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.inst_servant_spi.i_wb_spi_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.inst_servant_spi.i_wb_spi_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.inst_servant_spi.i_wb_spi_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.inst_servant_spi.i_wb_spi_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.inst_servant_spi.i_wb_spi_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.inst_servant_spi.i_wb_spi_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.inst_servant_spi.i_wb_spi_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.inst_servant_spi.i_wb_spi_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.inst_servant_spi.i_wb_spi_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.inst_servant_spi.i_wb_spi_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.inst_servant_spi.i_wb_spi_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.inst_servant_spi.i_wb_spi_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.inst_servant_spi.i_wb_spi_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.inst_servant_spi.i_wb_spi_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.inst_servant_spi.i_wb_spi_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.inst_servant_spi.i_wb_spi_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.inst_servant_spi.i_wb_spi_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.inst_servant_spi.i_wb_spi_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.inst_servant_spi.i_wb_spi_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.inst_servant_spi.i_wb_spi_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.inst_servant_spi.i_wb_spi_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.inst_servant_spi.i_wb_spi_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.inst_servant_spi.i_wb_spi_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.inst_servant_spi.i_wb_spi_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.inst_servant_spi.i_wb_spi_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.inst_servant_spi.i_wb_spi_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.inst_servant_spi.i_wb_spi_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.inst_servant_spi.i_wb_spi_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.inst_servant_spi.i_wb_spi_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.inst_servant_spi.i_wb_spi_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.inst_servant_spi.i_wb_spi_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.inst_servant_spi.i_wb_spi_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.inst_servant_spi.i_wb_spi_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.inst_servant_spi.i_wb_spi_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.inst_servant_spi.i_wb_spi_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.inst_servant_spi.i_wb_spi_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.inst_servant_spi.i_wb_spi_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.inst_servant_spi.i_wb_spi_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.inst_servant_spi.i_wb_spi_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.inst_servant_spi.i_wb_spi_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.inst_servant_spi.i_wb_spi_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.inst_servant_spi.i_wb_spi_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.inst_servant_spi.i_wb_spi_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.inst_servant_spi.i_wb_spi_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.inst_servant_spi.i_wb_spi_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.inst_servant_spi.i_wb_spi_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.inst_servant_spi.i_wb_spi_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.inst_servant_spi.i_wb_spi_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.inst_servant_spi.i_wb_spi_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.inst_servant_spi.i_wb_spi_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.inst_servant_spi.i_wb_spi_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.inst_servant_spi.i_wb_spi_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.inst_servant_spi.i_wb_spi_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.inst_servant_spi.i_wb_spi_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.inst_servant_spi.i_wb_spi_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.inst_servant_spi.i_wb_spi_we
1 1
.names servant.inst_servant_spi.spi.SPI_MOSI servant.inst_servant_spi.o_flash_mosi
1 1
.names servant.inst_servant_spi.spi.SPI_SCK servant.inst_servant_spi.o_flash_sck
1 1
.names servant.inst_servant_spi.spi.spi_ss_reg servant.inst_servant_spi.o_flash_ss
1 1
.names servant.inst_servant_spi.wb_ack servant.inst_servant_spi.o_wb_spi_ack
1 1
.names i_flash_miso servant.inst_servant_spi.spi.SPI_MISO
1 1
.names servant.inst_servant_spi.spi.spi_ss_reg servant.inst_servant_spi.spi.SPI_SS
1 1
.names servant.inst_servant_spi.mm_spi_adr[0] servant.inst_servant_spi.spi.addr[0]
1 1
.names servant.inst_servant_spi.mm_spi_adr[1] servant.inst_servant_spi.spi.addr[1]
1 1
.names servant.inst_servant_spi.mm_spi_adr[2] servant.inst_servant_spi.spi.addr[2]
1 1
.names servant.inst_servant_spi.mm_spi_adr[3] servant.inst_servant_spi.spi.addr[3]
1 1
.names servant.inst_servant_spi.mm_spi_adr[4] servant.inst_servant_spi.spi.addr[4]
1 1
.names servant.inst_servant_spi.mm_spi_adr[5] servant.inst_servant_spi.spi.addr[5]
1 1
.names servant.inst_servant_spi.mm_spi_adr[6] servant.inst_servant_spi.spi.addr[6]
1 1
.names servant.inst_servant_spi.mm_spi_adr[7] servant.inst_servant_spi.spi.addr[7]
1 1
.names servant.inst_servant_spi.mm_spi_adr[8] servant.inst_servant_spi.spi.addr[8]
1 1
.names servant.inst_servant_spi.mm_spi_adr[9] servant.inst_servant_spi.spi.addr[9]
1 1
.names servant.inst_servant_spi.mm_spi_adr[10] servant.inst_servant_spi.spi.addr[10]
1 1
.names servant.inst_servant_spi.mm_spi_adr[11] servant.inst_servant_spi.spi.addr[11]
1 1
.names servant.inst_servant_spi.mm_spi_adr[12] servant.inst_servant_spi.spi.addr[12]
1 1
.names servant.inst_servant_spi.mm_spi_adr[13] servant.inst_servant_spi.spi.addr[13]
1 1
.names servant.inst_servant_spi.mm_spi_adr[14] servant.inst_servant_spi.spi.addr[14]
1 1
.names servant.inst_servant_spi.mm_spi_adr[15] servant.inst_servant_spi.spi.addr[15]
1 1
.names servant.inst_servant_spi.mm_spi_adr[16] servant.inst_servant_spi.spi.addr[16]
1 1
.names servant.inst_servant_spi.mm_spi_adr[17] servant.inst_servant_spi.spi.addr[17]
1 1
.names servant.inst_servant_spi.mm_spi_adr[18] servant.inst_servant_spi.spi.addr[18]
1 1
.names servant.inst_servant_spi.mm_spi_adr[19] servant.inst_servant_spi.spi.addr[19]
1 1
.names servant.inst_servant_spi.mm_spi_adr[20] servant.inst_servant_spi.spi.addr[20]
1 1
.names servant.inst_servant_spi.mm_spi_adr[21] servant.inst_servant_spi.spi.addr[21]
1 1
.names servant.inst_servant_spi.mm_spi_adr[22] servant.inst_servant_spi.spi.addr[22]
1 1
.names servant.inst_servant_spi.mm_spi_adr[23] servant.inst_servant_spi.spi.addr[23]
1 1
.names servant.clkgen.o_clk servant.inst_servant_spi.spi.clk
1 1
.names servant.inst_servant_spi.spi_rd_ack servant.inst_servant_spi.spi.rd_ack
1 1
.names $true servant.inst_servant_spi.spi.read_cmd[0]
1 1
.names $true servant.inst_servant_spi.spi.read_cmd[1]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[2]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[3]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[4]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[5]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[6]
1 1
.names $false servant.inst_servant_spi.spi.read_cmd[7]
1 1
.names $true servant.inst_servant_spi.spi.read_req
1 1
.names $true servant.inst_servant_spi.spi.read_req_r
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.inst_servant_spi.spi.reset
1 1
.names $false servant.inst_servant_spi.spi.state[3]
1 1
.names servant.inst_servant_spi.mm_read_size[0] servant.inst_servant_spi.spi.words_to_read[0]
1 1
.names servant.inst_servant_spi.mm_read_size[1] servant.inst_servant_spi.spi.words_to_read[1]
1 1
.names servant.inst_servant_spi.mm_read_size[2] servant.inst_servant_spi.spi.words_to_read[2]
1 1
.names servant.inst_servant_spi.mm_read_size[3] servant.inst_servant_spi.spi.words_to_read[3]
1 1
.names servant.inst_servant_spi.mm_read_size[4] servant.inst_servant_spi.spi.words_to_read[4]
1 1
.names servant.inst_servant_spi.mm_read_size[5] servant.inst_servant_spi.spi.words_to_read[5]
1 1
.names servant.inst_servant_spi.mm_read_size[6] servant.inst_servant_spi.spi.words_to_read[6]
1 1
.names servant.inst_servant_spi.mm_read_size[7] servant.inst_servant_spi.spi.words_to_read[7]
1 1
.names servant.inst_servant_spi.mm_read_size[8] servant.inst_servant_spi.spi.words_to_read[8]
1 1
.names servant.inst_servant_spi.mm_read_size[9] servant.inst_servant_spi.spi.words_to_read[9]
1 1
.names servant.inst_servant_spi.mm_read_size[10] servant.inst_servant_spi.spi.words_to_read[10]
1 1
.names servant.inst_servant_spi.mm_read_size[11] servant.inst_servant_spi.spi.words_to_read[11]
1 1
.names servant.inst_servant_spi.mm_read_size[12] servant.inst_servant_spi.spi.words_to_read[12]
1 1
.names servant.inst_servant_spi.mm_read_size[13] servant.inst_servant_spi.spi.words_to_read[13]
1 1
.names servant.inst_servant_spi.mm_read_size[14] servant.inst_servant_spi.spi.words_to_read[14]
1 1
.names servant.inst_servant_spi.mm_read_size[15] servant.inst_servant_spi.spi.words_to_read[15]
1 1
.names servant.inst_servant_spi.mm_read_size[16] servant.inst_servant_spi.spi.words_to_read[16]
1 1
.names servant.inst_servant_spi.mm_read_size[17] servant.inst_servant_spi.spi.words_to_read[17]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[0]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[1]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[2]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[3]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[4]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[5]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[6]
1 1
.names $false servant.inst_servant_spi.spi.wr_data[7]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[0]
1 1
.names $true servant.inst_servant_spi.spi.write_en_cmd[1]
1 1
.names $true servant.inst_servant_spi.spi.write_en_cmd[2]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[3]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[4]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[5]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[6]
1 1
.names $false servant.inst_servant_spi.spi.write_en_cmd[7]
1 1
.names servant.inst_servant_spi.spi.valid servant.inst_servant_spi.spi_byte_valid
1 1
.names servant.inst_servant_spi.spi.rd_data[0] servant.inst_servant_spi.spi_rd_data[0]
1 1
.names servant.inst_servant_spi.spi.rd_data[1] servant.inst_servant_spi.spi_rd_data[1]
1 1
.names servant.inst_servant_spi.spi.rd_data[2] servant.inst_servant_spi.spi_rd_data[2]
1 1
.names servant.inst_servant_spi.spi.rd_data[3] servant.inst_servant_spi.spi_rd_data[3]
1 1
.names servant.inst_servant_spi.spi.rd_data[4] servant.inst_servant_spi.spi_rd_data[4]
1 1
.names servant.inst_servant_spi.spi.rd_data[5] servant.inst_servant_spi.spi_rd_data[5]
1 1
.names servant.inst_servant_spi.spi.rd_data[6] servant.inst_servant_spi.spi_rd_data[6]
1 1
.names servant.inst_servant_spi.spi.rd_data[7] servant.inst_servant_spi.spi_rd_data[7]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.inst_servant_spi.spi_reg_sel[0]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.inst_servant_spi.spi_reg_sel[1]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.inst_servant_spi.spi_reg_sel[2]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.inst_servant_spi.spi_reg_sel[3]
1 1
.names servant.inst_servant_spi.spi.end_transaction servant.inst_servant_spi.spi_transaction_valid
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_spi.wr_addr_inputbuffer[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_spi.wr_addr_inputbuffer[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_spi.wr_addr_inputbuffer[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_spi.wr_addr_inputbuffer[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_spi.wr_addr_inputbuffer[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_spi.wr_addr_inputbuffer[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_spi.wr_addr_inputbuffer[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_spi.wr_addr_inputbuffer[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_spi.wr_addr_inputbuffer[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_spi.wr_addr_inputbuffer[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_spi.wr_addr_inputbuffer[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_spi.wr_addr_inputbuffer[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_spi.wr_addr_inputbuffer[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_spi.wr_addr_inputbuffer[13]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_spi.wr_addr_intmem1[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_spi.wr_addr_intmem1[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_spi.wr_addr_intmem1[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_spi.wr_addr_intmem1[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_spi.wr_addr_intmem1[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_spi.wr_addr_intmem1[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_spi.wr_addr_intmem1[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_spi.wr_addr_intmem1[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_spi.wr_addr_intmem1[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_spi.wr_addr_intmem1[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_spi.wr_addr_intmem1[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_spi.wr_addr_intmem1[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_spi.wr_addr_intmem1[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_spi.wr_addr_intmem1[13]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.inst_servant_spi.wr_addr_intmem2[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.inst_servant_spi.wr_addr_intmem2[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.inst_servant_spi.wr_addr_intmem2[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.inst_servant_spi.wr_addr_intmem2[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.inst_servant_spi.wr_addr_intmem2[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.inst_servant_spi.wr_addr_intmem2[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.inst_servant_spi.wr_addr_intmem2[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.inst_servant_spi.wr_addr_intmem2[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.inst_servant_spi.wr_addr_intmem2[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.inst_servant_spi.wr_addr_intmem2[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.inst_servant_spi.wr_addr_intmem2[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.inst_servant_spi.wr_addr_intmem2[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.inst_servant_spi.wr_addr_intmem2[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.inst_servant_spi.wr_addr_intmem2[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_spi.wr_data_inputbuffer[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_spi.wr_data_inputbuffer[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_spi.wr_data_inputbuffer[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_spi.wr_data_inputbuffer[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_spi.wr_data_inputbuffer[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_spi.wr_data_inputbuffer[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_spi.wr_data_inputbuffer[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_spi.wr_data_inputbuffer[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_spi.wr_data_inputbuffer[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_spi.wr_data_inputbuffer[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_spi.wr_data_inputbuffer[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_spi.wr_data_inputbuffer[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_spi.wr_data_inputbuffer[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_spi.wr_data_inputbuffer[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_spi.wr_data_inputbuffer[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_spi.wr_data_inputbuffer[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_spi.wr_data_intmem1[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_spi.wr_data_intmem1[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_spi.wr_data_intmem1[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_spi.wr_data_intmem1[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_spi.wr_data_intmem1[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_spi.wr_data_intmem1[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_spi.wr_data_intmem1[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_spi.wr_data_intmem1[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_spi.wr_data_intmem1[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_spi.wr_data_intmem1[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_spi.wr_data_intmem1[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_spi.wr_data_intmem1[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_spi.wr_data_intmem1[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_spi.wr_data_intmem1[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_spi.wr_data_intmem1[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_spi.wr_data_intmem1[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.inst_servant_spi.wr_data_intmem2[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.inst_servant_spi.wr_data_intmem2[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.inst_servant_spi.wr_data_intmem2[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.inst_servant_spi.wr_data_intmem2[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.inst_servant_spi.wr_data_intmem2[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.inst_servant_spi.wr_data_intmem2[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.inst_servant_spi.wr_data_intmem2[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.inst_servant_spi.wr_data_intmem2[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.inst_servant_spi.wr_data_intmem2[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.inst_servant_spi.wr_data_intmem2[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.inst_servant_spi.wr_data_intmem2[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.inst_servant_spi.wr_data_intmem2[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.inst_servant_spi.wr_data_intmem2[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.inst_servant_spi.wr_data_intmem2[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.inst_servant_spi.wr_data_intmem2[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.inst_servant_spi.wr_data_intmem2[15]
1 1
.names servant.gpio.o_gpio_reg[0] servant.led[0]
1 1
.names servant.gpio.o_gpio_reg[1] servant.led[1]
1 1
.names servant.gpio.o_gpio_reg[2] servant.led[2]
1 1
.names servant.gpio.o_gpio_reg[3] servant.led[3]
1 1
.names servant.cpu.cpu.bne_or_bge servant.mdu_op[0]
1 1
.names servant.cpu.cpu.decode.co_mem_word servant.mdu_op[1]
1 1
.names servant.cpu.cpu.csr_d_sel servant.mdu_op[2]
1 1
.names $false servant.mdu_rd[0]
1 1
.names $false servant.mdu_rd[1]
1 1
.names $false servant.mdu_rd[2]
1 1
.names $false servant.mdu_rd[3]
1 1
.names $false servant.mdu_rd[4]
1 1
.names $false servant.mdu_rd[5]
1 1
.names $false servant.mdu_rd[6]
1 1
.names $false servant.mdu_rd[7]
1 1
.names $false servant.mdu_rd[8]
1 1
.names $false servant.mdu_rd[9]
1 1
.names $false servant.mdu_rd[10]
1 1
.names $false servant.mdu_rd[11]
1 1
.names $false servant.mdu_rd[12]
1 1
.names $false servant.mdu_rd[13]
1 1
.names $false servant.mdu_rd[14]
1 1
.names $false servant.mdu_rd[15]
1 1
.names $false servant.mdu_rd[16]
1 1
.names $false servant.mdu_rd[17]
1 1
.names $false servant.mdu_rd[18]
1 1
.names $false servant.mdu_rd[19]
1 1
.names $false servant.mdu_rd[20]
1 1
.names $false servant.mdu_rd[21]
1 1
.names $false servant.mdu_rd[22]
1 1
.names $false servant.mdu_rd[23]
1 1
.names $false servant.mdu_rd[24]
1 1
.names $false servant.mdu_rd[25]
1 1
.names $false servant.mdu_rd[26]
1 1
.names $false servant.mdu_rd[27]
1 1
.names $false servant.mdu_rd[28]
1 1
.names $false servant.mdu_rd[29]
1 1
.names $false servant.mdu_rd[30]
1 1
.names $false servant.mdu_rd[31]
1 1
.names $false servant.mdu_ready
1 1
.names servant.cpu.cpu.bufreg.lsb[0] servant.mdu_rs1[0]
1 1
.names servant.cpu.cpu.state.i_ctrl_misalign servant.mdu_rs1[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.mdu_rs1[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.mdu_rs1[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.mdu_rs1[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.mdu_rs1[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.mdu_rs1[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.mdu_rs1[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.mdu_rs1[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.mdu_rs1[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.mdu_rs1[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.mdu_rs1[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.mdu_rs1[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.mdu_rs1[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.mdu_rs1[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.mdu_rs1[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.mdu_rs1[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.mdu_rs1[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.mdu_rs1[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.mdu_rs1[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.mdu_rs1[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.mdu_rs1[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.mdu_rs1[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.mdu_rs1[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.mdu_rs1[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.mdu_rs1[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.mdu_rs1[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.mdu_rs1[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.mdu_rs1[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.mdu_rs1[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.mdu_rs1[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.mdu_rs1[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.mdu_rs2[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.mdu_rs2[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.mdu_rs2[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.mdu_rs2[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.mdu_rs2[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.mdu_rs2[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.mdu_rs2[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.mdu_rs2[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.mdu_rs2[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.mdu_rs2[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.mdu_rs2[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.mdu_rs2[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.mdu_rs2[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.mdu_rs2[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.mdu_rs2[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.mdu_rs2[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.mdu_rs2[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.mdu_rs2[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.mdu_rs2[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.mdu_rs2[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.mdu_rs2[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.mdu_rs2[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.mdu_rs2[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.mdu_rs2[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.mdu_rs2[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.mdu_rs2[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.mdu_rs2[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.mdu_rs2[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.mdu_rs2[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.mdu_rs2[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.mdu_rs2[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.mdu_rs2[31]
1 1
.names $false servant.mdu_valid
1 1
.names servant.inst_servant_spi.spi.SPI_MOSI servant.o_flash_mosi
1 1
.names servant.inst_servant_spi.spi.SPI_SCK servant.o_flash_sck
1 1
.names servant.inst_servant_spi.spi.spi_ss_reg servant.o_flash_ss
1 1
.names servant.inst_servant_estu.data_last_layer[0] servant.o_output_buffer_out[0]
1 1
.names servant.inst_servant_estu.data_last_layer[1] servant.o_output_buffer_out[1]
1 1
.names servant.inst_servant_estu.data_last_layer[2] servant.o_output_buffer_out[2]
1 1
.names servant.inst_servant_estu.data_last_layer[3] servant.o_output_buffer_out[3]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.o_output_buffer_out[4]
1 1
.names servant.inst_servant_estu.data_last_layer[5] servant.o_output_buffer_out[5]
1 1
.names servant.inst_servant_estu.data_last_layer[6] servant.o_output_buffer_out[6]
1 1
.names servant.inst_servant_estu.data_last_layer[7] servant.o_output_buffer_out[7]
1 1
.names servant.inst_servant_estu.data_last_layer[8] servant.o_output_buffer_out[8]
1 1
.names servant.inst_servant_estu.data_last_layer[9] servant.o_output_buffer_out[9]
1 1
.names servant.inst_servant_estu.data_last_layer[10] servant.o_output_buffer_out[10]
1 1
.names servant.inst_servant_estu.data_last_layer[11] servant.o_output_buffer_out[11]
1 1
.names servant.inst_servant_estu.data_last_layer[12] servant.o_output_buffer_out[12]
1 1
.names o_txd servant.o_txd
1 1
.names $false servant.o_wb_acc_adr[0]
1 1
.names $false servant.o_wb_acc_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.o_wb_acc_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.o_wb_acc_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.o_wb_acc_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.o_wb_acc_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.o_wb_acc_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.o_wb_acc_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.o_wb_acc_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.o_wb_acc_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.o_wb_acc_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.o_wb_acc_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.o_wb_acc_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.o_wb_acc_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.o_wb_acc_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.o_wb_acc_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.o_wb_acc_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.o_wb_acc_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.o_wb_acc_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.o_wb_acc_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.o_wb_acc_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.o_wb_acc_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.o_wb_acc_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.o_wb_acc_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.o_wb_acc_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.o_wb_acc_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.o_wb_acc_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.o_wb_acc_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.o_wb_acc_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.o_wb_acc_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.o_wb_acc_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.o_wb_acc_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.o_wb_acc_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.o_wb_acc_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.o_wb_acc_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.o_wb_acc_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.o_wb_acc_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.o_wb_acc_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.o_wb_acc_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.o_wb_acc_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.o_wb_acc_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.o_wb_acc_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.o_wb_acc_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.o_wb_acc_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.o_wb_acc_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.o_wb_acc_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.o_wb_acc_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.o_wb_acc_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.o_wb_acc_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.o_wb_acc_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.o_wb_acc_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.o_wb_acc_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.o_wb_acc_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.o_wb_acc_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.o_wb_acc_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.o_wb_acc_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.o_wb_acc_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.o_wb_acc_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.o_wb_acc_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.o_wb_acc_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.o_wb_acc_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.o_wb_acc_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.o_wb_acc_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.o_wb_acc_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.o_wb_acc_we
1 1
.names $false servant.o_wb_uart_adr[0]
1 1
.names $false servant.o_wb_uart_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.o_wb_uart_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.o_wb_uart_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.o_wb_uart_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.o_wb_uart_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.o_wb_uart_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.o_wb_uart_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.o_wb_uart_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.o_wb_uart_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.o_wb_uart_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.o_wb_uart_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.o_wb_uart_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.o_wb_uart_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.o_wb_uart_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.o_wb_uart_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.o_wb_uart_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.o_wb_uart_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.o_wb_uart_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.o_wb_uart_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.o_wb_uart_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.o_wb_uart_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.o_wb_uart_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.o_wb_uart_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.o_wb_uart_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.o_wb_uart_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.o_wb_uart_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.o_wb_uart_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.o_wb_uart_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.o_wb_uart_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.o_wb_uart_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.o_wb_uart_adr[31]
1 1
.names servant.u_servant_uart.i_cpu_cyc servant.o_wb_uart_cyc
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.o_wb_uart_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.o_wb_uart_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.o_wb_uart_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.o_wb_uart_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.o_wb_uart_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.o_wb_uart_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.o_wb_uart_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.o_wb_uart_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.o_wb_uart_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.o_wb_uart_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.o_wb_uart_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.o_wb_uart_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.o_wb_uart_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.o_wb_uart_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.o_wb_uart_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.o_wb_uart_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.o_wb_uart_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.o_wb_uart_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.o_wb_uart_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.o_wb_uart_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.o_wb_uart_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.o_wb_uart_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.o_wb_uart_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.o_wb_uart_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.o_wb_uart_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.o_wb_uart_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.o_wb_uart_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.o_wb_uart_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.o_wb_uart_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.o_wb_uart_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.o_wb_uart_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.o_wb_uart_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.o_wb_uart_we
1 1
.names servant.arbiter.o_wb_cpu_adr[2] servant.ram.addr[0]
1 1
.names servant.arbiter.o_wb_cpu_adr[3] servant.ram.addr[1]
1 1
.names servant.arbiter.o_wb_cpu_adr[4] servant.ram.addr[2]
1 1
.names servant.arbiter.o_wb_cpu_adr[5] servant.ram.addr[3]
1 1
.names servant.arbiter.o_wb_cpu_adr[6] servant.ram.addr[4]
1 1
.names servant.arbiter.o_wb_cpu_adr[7] servant.ram.addr[5]
1 1
.names servant.arbiter.o_wb_cpu_adr[8] servant.ram.addr[6]
1 1
.names servant.arbiter.o_wb_cpu_adr[9] servant.ram.addr[7]
1 1
.names servant.arbiter.o_wb_cpu_adr[10] servant.ram.addr[8]
1 1
.names servant.arbiter.o_wb_cpu_adr[2] servant.ram.i_wb_adr[2]
1 1
.names servant.arbiter.o_wb_cpu_adr[3] servant.ram.i_wb_adr[3]
1 1
.names servant.arbiter.o_wb_cpu_adr[4] servant.ram.i_wb_adr[4]
1 1
.names servant.arbiter.o_wb_cpu_adr[5] servant.ram.i_wb_adr[5]
1 1
.names servant.arbiter.o_wb_cpu_adr[6] servant.ram.i_wb_adr[6]
1 1
.names servant.arbiter.o_wb_cpu_adr[7] servant.ram.i_wb_adr[7]
1 1
.names servant.arbiter.o_wb_cpu_adr[8] servant.ram.i_wb_adr[8]
1 1
.names servant.arbiter.o_wb_cpu_adr[9] servant.ram.i_wb_adr[9]
1 1
.names servant.arbiter.o_wb_cpu_adr[10] servant.ram.i_wb_adr[10]
1 1
.names servant.clkgen.o_clk servant.ram.i_wb_clk
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.ram.i_wb_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.ram.i_wb_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.ram.i_wb_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.ram.i_wb_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.ram.i_wb_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.ram.i_wb_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.ram.i_wb_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.ram.i_wb_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.ram.i_wb_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.ram.i_wb_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.ram.i_wb_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.ram.i_wb_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.ram.i_wb_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.ram.i_wb_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.ram.i_wb_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.ram.i_wb_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.ram.i_wb_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.ram.i_wb_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.ram.i_wb_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.ram.i_wb_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.ram.i_wb_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.ram.i_wb_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.ram.i_wb_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.ram.i_wb_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.ram.i_wb_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.ram.i_wb_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.ram.i_wb_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.ram.i_wb_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.ram.i_wb_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.ram.i_wb_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.ram.i_wb_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.ram.i_wb_dat[31]
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.ram.i_wb_rst
1 1
.names servant.clkgen.o_sclk servant.s_clk
1 1
.names servant.clkgen.o_clk servant.servant_mux.i_clk
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.servant_mux.i_rst
1 1
.names servant.inst_servant_estu.o_cpu_rdt[0] servant.servant_mux.i_wb_acc_rdt[0]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[1] servant.servant_mux.i_wb_acc_rdt[1]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[2] servant.servant_mux.i_wb_acc_rdt[2]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[3] servant.servant_mux.i_wb_acc_rdt[3]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[4] servant.servant_mux.i_wb_acc_rdt[4]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[5] servant.servant_mux.i_wb_acc_rdt[5]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[6] servant.servant_mux.i_wb_acc_rdt[6]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[7] servant.servant_mux.i_wb_acc_rdt[7]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[8] servant.servant_mux.i_wb_acc_rdt[8]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[9] servant.servant_mux.i_wb_acc_rdt[9]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[10] servant.servant_mux.i_wb_acc_rdt[10]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[11] servant.servant_mux.i_wb_acc_rdt[11]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[12] servant.servant_mux.i_wb_acc_rdt[12]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[13] servant.servant_mux.i_wb_acc_rdt[13]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[14] servant.servant_mux.i_wb_acc_rdt[14]
1 1
.names servant.inst_servant_estu.o_cpu_rdt[15] servant.servant_mux.i_wb_acc_rdt[15]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[16]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[17]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[18]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[19]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[20]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[21]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[22]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[23]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[24]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[25]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[26]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[27]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[28]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[29]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[30]
1 1
.names $false servant.servant_mux.i_wb_acc_rdt[31]
1 1
.names servant.clkgen.o_wb_clkgen_ack servant.servant_mux.i_wb_clk_ack
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[0]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[1]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[2]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[3]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[4]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[5]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[6]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[7]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[8]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[9]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[10]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[11]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[12]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[13]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[14]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[15]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[16]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[17]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[18]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[19]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[20]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[21]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[22]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[23]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[24]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[25]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[26]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[27]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[28]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[29]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[30]
1 1
.names $false servant.servant_mux.i_wb_clk_rdt[31]
1 1
.names $false servant.servant_mux.i_wb_cpu_adr[0]
1 1
.names $false servant.servant_mux.i_wb_cpu_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.i_wb_cpu_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.i_wb_cpu_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.i_wb_cpu_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.i_wb_cpu_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.i_wb_cpu_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.i_wb_cpu_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.i_wb_cpu_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.i_wb_cpu_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.i_wb_cpu_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.i_wb_cpu_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.i_wb_cpu_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.i_wb_cpu_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.i_wb_cpu_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.i_wb_cpu_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.i_wb_cpu_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.i_wb_cpu_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.i_wb_cpu_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.i_wb_cpu_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.i_wb_cpu_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.i_wb_cpu_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.i_wb_cpu_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.i_wb_cpu_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.i_wb_cpu_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.i_wb_cpu_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.i_wb_cpu_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.i_wb_cpu_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.i_wb_cpu_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.i_wb_cpu_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.i_wb_cpu_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.i_wb_cpu_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.i_wb_cpu_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.i_wb_cpu_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.i_wb_cpu_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.i_wb_cpu_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.i_wb_cpu_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.i_wb_cpu_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.i_wb_cpu_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.i_wb_cpu_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.i_wb_cpu_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.i_wb_cpu_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.i_wb_cpu_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.i_wb_cpu_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.i_wb_cpu_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.i_wb_cpu_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.i_wb_cpu_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.i_wb_cpu_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.i_wb_cpu_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.i_wb_cpu_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.i_wb_cpu_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.i_wb_cpu_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.i_wb_cpu_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.i_wb_cpu_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.i_wb_cpu_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.i_wb_cpu_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.i_wb_cpu_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.i_wb_cpu_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.i_wb_cpu_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.i_wb_cpu_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.i_wb_cpu_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.i_wb_cpu_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.i_wb_cpu_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.i_wb_cpu_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.i_wb_cpu_we
1 1
.names servant.gpio.o_wb_rdt[0] servant.servant_mux.i_wb_gpio_rdt[0]
1 1
.names servant.gpio.o_wb_rdt[1] servant.servant_mux.i_wb_gpio_rdt[1]
1 1
.names servant.gpio.o_wb_rdt[2] servant.servant_mux.i_wb_gpio_rdt[2]
1 1
.names servant.gpio.o_wb_rdt[3] servant.servant_mux.i_wb_gpio_rdt[3]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[4]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[5]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[6]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[7]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[8]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[9]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[10]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[11]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[12]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[13]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[14]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[15]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[16]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[17]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[18]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[19]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[20]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[21]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[22]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[23]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[24]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[25]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[26]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[27]
1 1
.names $false servant.servant_mux.i_wb_gpio_rdt[28]
1 1
.names servant.gpio.o_wb_rdt[29] servant.servant_mux.i_wb_gpio_rdt[29]
1 1
.names servant.gpio.o_wb_rdt[30] servant.servant_mux.i_wb_gpio_rdt[30]
1 1
.names servant.gpio.o_wb_rdt[31] servant.servant_mux.i_wb_gpio_rdt[31]
1 1
.names servant.inst_servant_spi.wb_ack servant.servant_mux.i_wb_spi_ack
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[0] servant.servant_mux.i_wb_spi_rdt[0]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[1] servant.servant_mux.i_wb_spi_rdt[1]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[2] servant.servant_mux.i_wb_spi_rdt[2]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[3] servant.servant_mux.i_wb_spi_rdt[3]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[4] servant.servant_mux.i_wb_spi_rdt[4]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[5] servant.servant_mux.i_wb_spi_rdt[5]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[6] servant.servant_mux.i_wb_spi_rdt[6]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[7] servant.servant_mux.i_wb_spi_rdt[7]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[8] servant.servant_mux.i_wb_spi_rdt[8]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[9] servant.servant_mux.i_wb_spi_rdt[9]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[10] servant.servant_mux.i_wb_spi_rdt[10]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[11] servant.servant_mux.i_wb_spi_rdt[11]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[12] servant.servant_mux.i_wb_spi_rdt[12]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[13] servant.servant_mux.i_wb_spi_rdt[13]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[14] servant.servant_mux.i_wb_spi_rdt[14]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[15] servant.servant_mux.i_wb_spi_rdt[15]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[16] servant.servant_mux.i_wb_spi_rdt[16]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[17] servant.servant_mux.i_wb_spi_rdt[17]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[18] servant.servant_mux.i_wb_spi_rdt[18]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[19] servant.servant_mux.i_wb_spi_rdt[19]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[20] servant.servant_mux.i_wb_spi_rdt[20]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[21] servant.servant_mux.i_wb_spi_rdt[21]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[22] servant.servant_mux.i_wb_spi_rdt[22]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[23] servant.servant_mux.i_wb_spi_rdt[23]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[24] servant.servant_mux.i_wb_spi_rdt[24]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[25] servant.servant_mux.i_wb_spi_rdt[25]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[26] servant.servant_mux.i_wb_spi_rdt[26]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[27] servant.servant_mux.i_wb_spi_rdt[27]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[28] servant.servant_mux.i_wb_spi_rdt[28]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[29] servant.servant_mux.i_wb_spi_rdt[29]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[30] servant.servant_mux.i_wb_spi_rdt[30]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[31] servant.servant_mux.i_wb_spi_rdt[31]
1 1
.names servant.u_servant_uart.o_cpu_rdt[0] servant.servant_mux.i_wb_uart_rdt[0]
1 1
.names servant.u_servant_uart.o_cpu_rdt[1] servant.servant_mux.i_wb_uart_rdt[1]
1 1
.names servant.u_servant_uart.o_cpu_rdt[2] servant.servant_mux.i_wb_uart_rdt[2]
1 1
.names servant.u_servant_uart.o_cpu_rdt[3] servant.servant_mux.i_wb_uart_rdt[3]
1 1
.names servant.u_servant_uart.o_cpu_rdt[4] servant.servant_mux.i_wb_uart_rdt[4]
1 1
.names servant.u_servant_uart.o_cpu_rdt[5] servant.servant_mux.i_wb_uart_rdt[5]
1 1
.names servant.u_servant_uart.o_cpu_rdt[6] servant.servant_mux.i_wb_uart_rdt[6]
1 1
.names servant.u_servant_uart.o_cpu_rdt[7] servant.servant_mux.i_wb_uart_rdt[7]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[8]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[9]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[10]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[11]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[12]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[13]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[14]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[15]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[16]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[17]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[18]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[19]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[20]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[21]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[22]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[23]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[24]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[25]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[26]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[27]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[28]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[29]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[30]
1 1
.names $false servant.servant_mux.i_wb_uart_rdt[31]
1 1
.names $false servant.servant_mux.o_wb_acc_adr[0]
1 1
.names $false servant.servant_mux.o_wb_acc_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_acc_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_acc_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_acc_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_acc_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_acc_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_acc_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_acc_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_acc_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_acc_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_acc_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_acc_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_acc_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_acc_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_acc_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_acc_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_acc_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_acc_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_acc_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_acc_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_acc_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_acc_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_acc_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_acc_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_acc_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_acc_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_acc_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_acc_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_acc_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_acc_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_acc_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_acc_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_acc_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_acc_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_acc_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_acc_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_acc_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_acc_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_acc_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_acc_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_acc_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_acc_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_acc_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_acc_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_acc_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_acc_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_acc_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_acc_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_acc_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_acc_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_acc_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_acc_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_acc_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_acc_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_acc_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_acc_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_acc_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_acc_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_acc_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_acc_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_acc_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_acc_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_acc_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_acc_we
1 1
.names $false servant.servant_mux.o_wb_clk_adr[0]
1 1
.names $false servant.servant_mux.o_wb_clk_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_clk_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_clk_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_clk_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_clk_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_clk_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_clk_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_clk_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_clk_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_clk_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_clk_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_clk_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_clk_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_clk_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_clk_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_clk_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_clk_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_clk_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_clk_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_clk_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_clk_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_clk_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_clk_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_clk_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_clk_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_clk_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_clk_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_clk_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_clk_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_clk_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_clk_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_clk_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_clk_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_clk_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_clk_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_clk_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_clk_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_clk_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_clk_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_clk_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_clk_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_clk_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_clk_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_clk_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_clk_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_clk_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_clk_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_clk_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_clk_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_clk_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_clk_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_clk_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_clk_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_clk_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_clk_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_clk_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_clk_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_clk_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_clk_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_clk_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_clk_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_clk_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_clk_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_clk_we
1 1
.names $false servant.servant_mux.o_wb_gpio_adr[0]
1 1
.names $false servant.servant_mux.o_wb_gpio_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_gpio_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_gpio_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_gpio_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_gpio_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_gpio_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_gpio_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_gpio_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_gpio_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_gpio_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_gpio_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_gpio_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_gpio_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_gpio_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_gpio_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_gpio_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_gpio_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_gpio_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_gpio_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_gpio_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_gpio_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_gpio_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_gpio_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_gpio_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_gpio_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_gpio_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_gpio_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_gpio_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_gpio_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_gpio_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_gpio_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_gpio_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_gpio_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_gpio_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_gpio_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_gpio_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_gpio_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_gpio_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_gpio_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_gpio_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_gpio_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_gpio_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_gpio_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_gpio_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_gpio_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_gpio_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_gpio_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_gpio_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_gpio_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_gpio_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_gpio_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_gpio_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_gpio_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_gpio_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_gpio_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_gpio_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_gpio_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_gpio_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_gpio_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_gpio_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_gpio_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_gpio_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_gpio_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_gpio_we
1 1
.names $false servant.servant_mux.o_wb_mem_adr[0]
1 1
.names $false servant.servant_mux.o_wb_mem_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_mem_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_mem_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_mem_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_mem_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_mem_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_mem_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_mem_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_mem_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_mem_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_mem_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_mem_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_mem_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_mem_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_mem_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_mem_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_mem_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_mem_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_mem_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_mem_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_mem_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_mem_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_mem_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_mem_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_mem_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_mem_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_mem_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_mem_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_mem_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_mem_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_mem_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_mem_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_mem_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_mem_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_mem_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_mem_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_mem_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_mem_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_mem_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_mem_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_mem_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_mem_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_mem_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_mem_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_mem_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_mem_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_mem_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_mem_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_mem_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_mem_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_mem_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_mem_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_mem_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_mem_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_mem_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_mem_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_mem_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_mem_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_mem_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_mem_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_mem_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_mem_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_mem_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_mem_we
1 1
.names $false servant.servant_mux.o_wb_spi_adr[0]
1 1
.names $false servant.servant_mux.o_wb_spi_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_spi_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_spi_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_spi_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_spi_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_spi_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_spi_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_spi_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_spi_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_spi_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_spi_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_spi_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_spi_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_spi_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_spi_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_spi_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_spi_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_spi_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_spi_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_spi_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_spi_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_spi_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_spi_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_spi_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_spi_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_spi_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_spi_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_spi_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_spi_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_spi_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_spi_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_spi_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_spi_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_spi_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_spi_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_spi_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_spi_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_spi_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_spi_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_spi_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_spi_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_spi_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_spi_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_spi_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_spi_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_spi_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_spi_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_spi_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_spi_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_spi_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_spi_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_spi_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_spi_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_spi_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_spi_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_spi_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_spi_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_spi_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_spi_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_spi_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_spi_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_spi_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_spi_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_spi_we
1 1
.names $false servant.servant_mux.o_wb_timer_adr[0]
1 1
.names $false servant.servant_mux.o_wb_timer_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_timer_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_timer_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_timer_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_timer_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_timer_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_timer_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_timer_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_timer_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_timer_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_timer_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_timer_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_timer_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_timer_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_timer_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_timer_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_timer_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_timer_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_timer_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_timer_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_timer_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_timer_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_timer_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_timer_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_timer_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_timer_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_timer_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_timer_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_timer_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_timer_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_timer_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_timer_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_timer_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_timer_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_timer_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_timer_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_timer_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_timer_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_timer_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_timer_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_timer_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_timer_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_timer_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_timer_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_timer_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_timer_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_timer_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_timer_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_timer_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_timer_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_timer_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_timer_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_timer_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_timer_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_timer_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_timer_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_timer_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_timer_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_timer_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_timer_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_timer_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_timer_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_timer_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_timer_we
1 1
.names $false servant.servant_mux.o_wb_uart_adr[0]
1 1
.names $false servant.servant_mux.o_wb_uart_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.servant_mux.o_wb_uart_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.servant_mux.o_wb_uart_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.servant_mux.o_wb_uart_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.servant_mux.o_wb_uart_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.servant_mux.o_wb_uart_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.servant_mux.o_wb_uart_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.servant_mux.o_wb_uart_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.servant_mux.o_wb_uart_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.servant_mux.o_wb_uart_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.servant_mux.o_wb_uart_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.servant_mux.o_wb_uart_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.servant_mux.o_wb_uart_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.servant_mux.o_wb_uart_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.servant_mux.o_wb_uart_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.servant_mux.o_wb_uart_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.servant_mux.o_wb_uart_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.servant_mux.o_wb_uart_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.servant_mux.o_wb_uart_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.servant_mux.o_wb_uart_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.servant_mux.o_wb_uart_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.servant_mux.o_wb_uart_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.servant_mux.o_wb_uart_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.servant_mux.o_wb_uart_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.servant_mux.o_wb_uart_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.servant_mux.o_wb_uart_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.servant_mux.o_wb_uart_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.servant_mux.o_wb_uart_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.o_wb_uart_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.o_wb_uart_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.o_wb_uart_adr[31]
1 1
.names servant.u_servant_uart.i_cpu_cyc servant.servant_mux.o_wb_uart_cyc
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.servant_mux.o_wb_uart_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.servant_mux.o_wb_uart_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.servant_mux.o_wb_uart_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.servant_mux.o_wb_uart_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.servant_mux.o_wb_uart_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.servant_mux.o_wb_uart_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.servant_mux.o_wb_uart_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.servant_mux.o_wb_uart_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.servant_mux.o_wb_uart_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.servant_mux.o_wb_uart_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.servant_mux.o_wb_uart_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.servant_mux.o_wb_uart_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.servant_mux.o_wb_uart_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.servant_mux.o_wb_uart_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.servant_mux.o_wb_uart_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.servant_mux.o_wb_uart_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.servant_mux.o_wb_uart_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.servant_mux.o_wb_uart_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.servant_mux.o_wb_uart_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.servant_mux.o_wb_uart_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.servant_mux.o_wb_uart_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.servant_mux.o_wb_uart_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.servant_mux.o_wb_uart_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.servant_mux.o_wb_uart_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.servant_mux.o_wb_uart_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.servant_mux.o_wb_uart_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.servant_mux.o_wb_uart_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.servant_mux.o_wb_uart_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.servant_mux.o_wb_uart_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.servant_mux.o_wb_uart_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.servant_mux.o_wb_uart_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.servant_mux.o_wb_uart_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.servant_mux.o_wb_uart_we
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.servant_mux.s[0]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.servant_mux.s[1]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.servant_mux.s[2]
1 1
.names servant.timer_slow.o_irq servant.timer_irq
1 1
.names servant.clkgen.o_clk servant.timer_slow.i_clk
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.timer_slow.i_rst
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.timer_slow.i_wb_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.timer_slow.i_wb_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.timer_slow.i_wb_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.timer_slow.i_wb_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.timer_slow.i_wb_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.timer_slow.i_wb_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.timer_slow.i_wb_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.timer_slow.i_wb_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.timer_slow.i_wb_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.timer_slow.i_wb_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.timer_slow.i_wb_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.timer_slow.i_wb_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.timer_slow.i_wb_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.timer_slow.i_wb_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.timer_slow.i_wb_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.timer_slow.i_wb_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.timer_slow.i_wb_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.timer_slow.i_wb_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.timer_slow.i_wb_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.timer_slow.i_wb_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.timer_slow.i_wb_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.timer_slow.i_wb_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.timer_slow.i_wb_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.timer_slow.i_wb_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.timer_slow.i_wb_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.timer_slow.i_wb_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.timer_slow.i_wb_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.timer_slow.i_wb_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.timer_slow.i_wb_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.timer_slow.i_wb_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.timer_slow.i_wb_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.timer_slow.i_wb_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.timer_slow.i_wb_we
1 1
.names servant.clkgen.o_sclk servant.timer_slow.slow_clk
1 1
.names servant.clkgen.o_clk servant.u_servant_uart.fsm_uart_tx_i.clk
1 1
.names servant.u_servant_uart.uart_transmitter.cReady servant.u_servant_uart.fsm_uart_tx_i.i_continue
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[0] servant.u_servant_uart.fsm_uart_tx_i.o_sel[0]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[1] servant.u_servant_uart.fsm_uart_tx_i.o_sel[1]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[2] servant.u_servant_uart.fsm_uart_tx_i.o_sel[2]
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.u_servant_uart.fsm_uart_tx_i.rst
1 1
.names $false servant.u_servant_uart.i_cpu_adr[0]
1 1
.names $false servant.u_servant_uart.i_cpu_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.u_servant_uart.i_cpu_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.u_servant_uart.i_cpu_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.u_servant_uart.i_cpu_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.u_servant_uart.i_cpu_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.u_servant_uart.i_cpu_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.u_servant_uart.i_cpu_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.u_servant_uart.i_cpu_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.u_servant_uart.i_cpu_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.u_servant_uart.i_cpu_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.u_servant_uart.i_cpu_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.u_servant_uart.i_cpu_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.u_servant_uart.i_cpu_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.u_servant_uart.i_cpu_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.u_servant_uart.i_cpu_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.u_servant_uart.i_cpu_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.u_servant_uart.i_cpu_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.u_servant_uart.i_cpu_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.u_servant_uart.i_cpu_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.u_servant_uart.i_cpu_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.u_servant_uart.i_cpu_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.u_servant_uart.i_cpu_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.u_servant_uart.i_cpu_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.u_servant_uart.i_cpu_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.u_servant_uart.i_cpu_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.u_servant_uart.i_cpu_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.u_servant_uart.i_cpu_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.u_servant_uart.i_cpu_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.u_servant_uart.i_cpu_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.u_servant_uart.i_cpu_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.u_servant_uart.i_cpu_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.u_servant_uart.i_cpu_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.u_servant_uart.i_cpu_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.u_servant_uart.i_cpu_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.u_servant_uart.i_cpu_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.u_servant_uart.i_cpu_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.u_servant_uart.i_cpu_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.u_servant_uart.i_cpu_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.u_servant_uart.i_cpu_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.u_servant_uart.i_cpu_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.u_servant_uart.i_cpu_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.u_servant_uart.i_cpu_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.u_servant_uart.i_cpu_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.u_servant_uart.i_cpu_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.u_servant_uart.i_cpu_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.u_servant_uart.i_cpu_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.u_servant_uart.i_cpu_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.u_servant_uart.i_cpu_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.u_servant_uart.i_cpu_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.u_servant_uart.i_cpu_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.u_servant_uart.i_cpu_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.u_servant_uart.i_cpu_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.u_servant_uart.i_cpu_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.u_servant_uart.i_cpu_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.u_servant_uart.i_cpu_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.u_servant_uart.i_cpu_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.u_servant_uart.i_cpu_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.u_servant_uart.i_cpu_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.u_servant_uart.i_cpu_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.u_servant_uart.i_cpu_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.u_servant_uart.i_cpu_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.u_servant_uart.i_cpu_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.u_servant_uart.i_cpu_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.u_servant_uart.i_cpu_we
1 1
.names i_rxd servant.u_servant_uart.i_rxd
1 1
.names servant.clkgen.o_clk servant.u_servant_uart.i_wb_clk
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[8]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[9]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[10]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[11]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[12]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[13]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[14]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[15]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[16]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[17]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[18]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[19]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[20]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[21]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[22]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[23]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[24]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[25]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[26]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[27]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[28]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[29]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[30]
1 1
.names $false servant.u_servant_uart.o_cpu_rdt[31]
1 1
.names o_txd servant.u_servant_uart.o_txd
1 1
.names servant.inst_servant_estu.data_last_layer[0] servant.u_servant_uart.output_buffer_out[0]
1 1
.names servant.inst_servant_estu.data_last_layer[1] servant.u_servant_uart.output_buffer_out[1]
1 1
.names servant.inst_servant_estu.data_last_layer[2] servant.u_servant_uart.output_buffer_out[2]
1 1
.names servant.inst_servant_estu.data_last_layer[3] servant.u_servant_uart.output_buffer_out[3]
1 1
.names servant.inst_servant_estu.data_last_layer[4] servant.u_servant_uart.output_buffer_out[4]
1 1
.names servant.inst_servant_estu.data_last_layer[5] servant.u_servant_uart.output_buffer_out[5]
1 1
.names servant.inst_servant_estu.data_last_layer[6] servant.u_servant_uart.output_buffer_out[6]
1 1
.names servant.inst_servant_estu.data_last_layer[7] servant.u_servant_uart.output_buffer_out[7]
1 1
.names servant.inst_servant_estu.data_last_layer[8] servant.u_servant_uart.output_buffer_out[8]
1 1
.names servant.inst_servant_estu.data_last_layer[9] servant.u_servant_uart.output_buffer_out[9]
1 1
.names servant.inst_servant_estu.data_last_layer[10] servant.u_servant_uart.output_buffer_out[10]
1 1
.names servant.inst_servant_estu.data_last_layer[11] servant.u_servant_uart.output_buffer_out[11]
1 1
.names servant.inst_servant_estu.data_last_layer[12] servant.u_servant_uart.output_buffer_out[12]
1 1
.names $false servant.u_servant_uart.output_buffer_out[13]
1 1
.names $false servant.u_servant_uart.output_buffer_out[14]
1 1
.names $false servant.u_servant_uart.output_buffer_out[15]
1 1
.names $false servant.u_servant_uart.output_buffer_out[16]
1 1
.names $false servant.u_servant_uart.output_buffer_out[17]
1 1
.names $false servant.u_servant_uart.output_buffer_out[18]
1 1
.names $false servant.u_servant_uart.output_buffer_out[19]
1 1
.names $false servant.u_servant_uart.output_buffer_out[20]
1 1
.names $false servant.u_servant_uart.output_buffer_out[21]
1 1
.names $false servant.u_servant_uart.output_buffer_out[22]
1 1
.names $false servant.u_servant_uart.output_buffer_out[23]
1 1
.names $false servant.u_servant_uart.output_buffer_out[24]
1 1
.names $false servant.u_servant_uart.output_buffer_out[25]
1 1
.names $false servant.u_servant_uart.output_buffer_out[26]
1 1
.names $false servant.u_servant_uart.output_buffer_out[27]
1 1
.names $false servant.u_servant_uart.output_buffer_out[28]
1 1
.names $false servant.u_servant_uart.output_buffer_out[29]
1 1
.names $false servant.u_servant_uart.output_buffer_out[30]
1 1
.names $false servant.u_servant_uart.output_buffer_out[31]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.u_servant_uart.regsel[0]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.u_servant_uart.regsel[1]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.u_servant_uart.regsel[2]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.u_servant_uart.regsel[3]
1 1
.names servant.u_servant_uart.u_rx.cData[0] servant.u_servant_uart.rx_data_raw[0]
1 1
.names servant.u_servant_uart.u_rx.cData[1] servant.u_servant_uart.rx_data_raw[1]
1 1
.names servant.u_servant_uart.u_rx.cData[2] servant.u_servant_uart.rx_data_raw[2]
1 1
.names servant.u_servant_uart.u_rx.cData[3] servant.u_servant_uart.rx_data_raw[3]
1 1
.names servant.u_servant_uart.u_rx.cData[4] servant.u_servant_uart.rx_data_raw[4]
1 1
.names servant.u_servant_uart.u_rx.cData[5] servant.u_servant_uart.rx_data_raw[5]
1 1
.names servant.u_servant_uart.u_rx.cData[6] servant.u_servant_uart.rx_data_raw[6]
1 1
.names servant.u_servant_uart.u_rx.cData[7] servant.u_servant_uart.rx_data_raw[7]
1 1
.names servant.u_servant_uart.u_rx.cReceived servant.u_servant_uart.rx_valid_pulse
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[0] servant.u_servant_uart.sel[0]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[1] servant.u_servant_uart.sel[1]
1 1
.names servant.u_servant_uart.fsm_uart_tx_i.cnt[2] servant.u_servant_uart.sel[2]
1 1
.names servant.clkgen.o_clk servant.u_servant_uart.u_rx.iClock
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.u_servant_uart.u_rx.iReset
1 1
.names i_rxd servant.u_servant_uart.u_rx.iRxd
1 1
.names servant.u_servant_uart.u_rx.cData[0] servant.u_servant_uart.u_rx.oData[0]
1 1
.names servant.u_servant_uart.u_rx.cData[1] servant.u_servant_uart.u_rx.oData[1]
1 1
.names servant.u_servant_uart.u_rx.cData[2] servant.u_servant_uart.u_rx.oData[2]
1 1
.names servant.u_servant_uart.u_rx.cData[3] servant.u_servant_uart.u_rx.oData[3]
1 1
.names servant.u_servant_uart.u_rx.cData[4] servant.u_servant_uart.u_rx.oData[4]
1 1
.names servant.u_servant_uart.u_rx.cData[5] servant.u_servant_uart.u_rx.oData[5]
1 1
.names servant.u_servant_uart.u_rx.cData[6] servant.u_servant_uart.u_rx.oData[6]
1 1
.names servant.u_servant_uart.u_rx.cData[7] servant.u_servant_uart.u_rx.oData[7]
1 1
.names servant.u_servant_uart.u_rx.cReceived servant.u_servant_uart.u_rx.oReceived
1 1
.names servant.u_servant_uart.uart_transmitter.cReady servant.u_servant_uart.uart_if_ready
1 1
.names servant.clkgen.o_clk servant.u_servant_uart.uart_transmitter.iClock
1 1
.names servant.u_servant_uart.uart_transmitter.cReady servant.u_servant_uart.uart_transmitter.oReady
1 1
.names o_txd servant.u_servant_uart.uart_transmitter.oTxd
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.u_servant_uart.wb_rst
1 1
.names servant.clkgen.o_clk servant.wb_clk
1 1
.names servant.clkgen.o_wb_clkgen_ack servant.wb_clk_ack
1 1
.names $false servant.wb_clk_adr[0]
1 1
.names $false servant.wb_clk_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_clk_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_clk_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_clk_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_clk_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_clk_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_clk_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_clk_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_clk_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_clk_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_clk_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_clk_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_clk_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_clk_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_clk_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_clk_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_clk_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_clk_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_clk_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_clk_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_clk_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_clk_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_clk_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_clk_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_clk_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_clk_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_clk_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_clk_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_clk_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_clk_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_clk_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_clk_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_clk_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_clk_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_clk_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_clk_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_clk_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_clk_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_clk_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_clk_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_clk_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_clk_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_clk_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_clk_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_clk_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_clk_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_clk_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_clk_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_clk_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_clk_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_clk_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_clk_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_clk_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_clk_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_clk_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_clk_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_clk_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_clk_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_clk_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_clk_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_clk_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_clk_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_clk_dat[31]
1 1
.names $false servant.wb_clk_rdt[0]
1 1
.names $false servant.wb_clk_rdt[1]
1 1
.names $false servant.wb_clk_rdt[2]
1 1
.names $false servant.wb_clk_rdt[3]
1 1
.names $false servant.wb_clk_rdt[4]
1 1
.names $false servant.wb_clk_rdt[5]
1 1
.names $false servant.wb_clk_rdt[6]
1 1
.names $false servant.wb_clk_rdt[7]
1 1
.names $false servant.wb_clk_rdt[8]
1 1
.names $false servant.wb_clk_rdt[9]
1 1
.names $false servant.wb_clk_rdt[10]
1 1
.names $false servant.wb_clk_rdt[11]
1 1
.names $false servant.wb_clk_rdt[12]
1 1
.names $false servant.wb_clk_rdt[13]
1 1
.names $false servant.wb_clk_rdt[14]
1 1
.names $false servant.wb_clk_rdt[15]
1 1
.names $false servant.wb_clk_rdt[16]
1 1
.names $false servant.wb_clk_rdt[17]
1 1
.names $false servant.wb_clk_rdt[18]
1 1
.names $false servant.wb_clk_rdt[19]
1 1
.names $false servant.wb_clk_rdt[20]
1 1
.names $false servant.wb_clk_rdt[21]
1 1
.names $false servant.wb_clk_rdt[22]
1 1
.names $false servant.wb_clk_rdt[23]
1 1
.names $false servant.wb_clk_rdt[24]
1 1
.names $false servant.wb_clk_rdt[25]
1 1
.names $false servant.wb_clk_rdt[26]
1 1
.names $false servant.wb_clk_rdt[27]
1 1
.names $false servant.wb_clk_rdt[28]
1 1
.names $false servant.wb_clk_rdt[29]
1 1
.names $false servant.wb_clk_rdt[30]
1 1
.names $false servant.wb_clk_rdt[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_clk_we
1 1
.names servant.servant_mux.o_wb_cpu_ack servant.wb_dbus_ack
1 1
.names $false servant.wb_dbus_adr[0]
1 1
.names $false servant.wb_dbus_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_dbus_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_dbus_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_dbus_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_dbus_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_dbus_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_dbus_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_dbus_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_dbus_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_dbus_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_dbus_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_dbus_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_dbus_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_dbus_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_dbus_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_dbus_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_dbus_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_dbus_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_dbus_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_dbus_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_dbus_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_dbus_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_dbus_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_dbus_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_dbus_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_dbus_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_dbus_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_dbus_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_dbus_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_dbus_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_dbus_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_dbus_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_dbus_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_dbus_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_dbus_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_dbus_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_dbus_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_dbus_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_dbus_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_dbus_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_dbus_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_dbus_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_dbus_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_dbus_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_dbus_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_dbus_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_dbus_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_dbus_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_dbus_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_dbus_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_dbus_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_dbus_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_dbus_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_dbus_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_dbus_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_dbus_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_dbus_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_dbus_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_dbus_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_dbus_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_dbus_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_dbus_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_dbus_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_dbus_we
1 1
.names $false servant.wb_dmem_adr[0]
1 1
.names $false servant.wb_dmem_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_dmem_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_dmem_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_dmem_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_dmem_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_dmem_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_dmem_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_dmem_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_dmem_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_dmem_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_dmem_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_dmem_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_dmem_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_dmem_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_dmem_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_dmem_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_dmem_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_dmem_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_dmem_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_dmem_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_dmem_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_dmem_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_dmem_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_dmem_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_dmem_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_dmem_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_dmem_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_dmem_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_dmem_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_dmem_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_dmem_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_dmem_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_dmem_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_dmem_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_dmem_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_dmem_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_dmem_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_dmem_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_dmem_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_dmem_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_dmem_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_dmem_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_dmem_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_dmem_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_dmem_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_dmem_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_dmem_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_dmem_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_dmem_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_dmem_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_dmem_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_dmem_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_dmem_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_dmem_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_dmem_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_dmem_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_dmem_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_dmem_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_dmem_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_dmem_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_dmem_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_dmem_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_dmem_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_dmem_we
1 1
.names $false servant.wb_gpio_adr[0]
1 1
.names $false servant.wb_gpio_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_gpio_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_gpio_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_gpio_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_gpio_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_gpio_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_gpio_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_gpio_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_gpio_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_gpio_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_gpio_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_gpio_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_gpio_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_gpio_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_gpio_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_gpio_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_gpio_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_gpio_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_gpio_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_gpio_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_gpio_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_gpio_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_gpio_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_gpio_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_gpio_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_gpio_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_gpio_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_gpio_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_gpio_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_gpio_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_gpio_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_gpio_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_gpio_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_gpio_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_gpio_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_gpio_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_gpio_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_gpio_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_gpio_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_gpio_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_gpio_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_gpio_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_gpio_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_gpio_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_gpio_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_gpio_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_gpio_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_gpio_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_gpio_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_gpio_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_gpio_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_gpio_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_gpio_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_gpio_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_gpio_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_gpio_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_gpio_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_gpio_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_gpio_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_gpio_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_gpio_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_gpio_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_gpio_dat[31]
1 1
.names servant.gpio.o_wb_rdt[0] servant.wb_gpio_rdt[0]
1 1
.names servant.gpio.o_wb_rdt[1] servant.wb_gpio_rdt[1]
1 1
.names servant.gpio.o_wb_rdt[2] servant.wb_gpio_rdt[2]
1 1
.names servant.gpio.o_wb_rdt[3] servant.wb_gpio_rdt[3]
1 1
.names $false servant.wb_gpio_rdt[4]
1 1
.names $false servant.wb_gpio_rdt[5]
1 1
.names $false servant.wb_gpio_rdt[6]
1 1
.names $false servant.wb_gpio_rdt[7]
1 1
.names $false servant.wb_gpio_rdt[8]
1 1
.names $false servant.wb_gpio_rdt[9]
1 1
.names $false servant.wb_gpio_rdt[10]
1 1
.names $false servant.wb_gpio_rdt[11]
1 1
.names $false servant.wb_gpio_rdt[12]
1 1
.names $false servant.wb_gpio_rdt[13]
1 1
.names $false servant.wb_gpio_rdt[14]
1 1
.names $false servant.wb_gpio_rdt[15]
1 1
.names $false servant.wb_gpio_rdt[16]
1 1
.names $false servant.wb_gpio_rdt[17]
1 1
.names $false servant.wb_gpio_rdt[18]
1 1
.names $false servant.wb_gpio_rdt[19]
1 1
.names $false servant.wb_gpio_rdt[20]
1 1
.names $false servant.wb_gpio_rdt[21]
1 1
.names $false servant.wb_gpio_rdt[22]
1 1
.names $false servant.wb_gpio_rdt[23]
1 1
.names $false servant.wb_gpio_rdt[24]
1 1
.names $false servant.wb_gpio_rdt[25]
1 1
.names $false servant.wb_gpio_rdt[26]
1 1
.names $false servant.wb_gpio_rdt[27]
1 1
.names $false servant.wb_gpio_rdt[28]
1 1
.names servant.gpio.o_wb_rdt[29] servant.wb_gpio_rdt[29]
1 1
.names servant.gpio.o_wb_rdt[30] servant.wb_gpio_rdt[30]
1 1
.names servant.gpio.o_wb_rdt[31] servant.wb_gpio_rdt[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_gpio_we
1 1
.names servant.cpu.cpu.immdec.i_wb_en servant.wb_ibus_ack
1 1
.names servant.cpu.cpu.ctrl.pc servant.wb_ibus_adr[0]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[1] servant.wb_ibus_adr[1]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[2] servant.wb_ibus_adr[2]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[3] servant.wb_ibus_adr[3]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[4] servant.wb_ibus_adr[4]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[5] servant.wb_ibus_adr[5]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[6] servant.wb_ibus_adr[6]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[7] servant.wb_ibus_adr[7]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[8] servant.wb_ibus_adr[8]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[9] servant.wb_ibus_adr[9]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[10] servant.wb_ibus_adr[10]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[11] servant.wb_ibus_adr[11]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[12] servant.wb_ibus_adr[12]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[13] servant.wb_ibus_adr[13]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[14] servant.wb_ibus_adr[14]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[15] servant.wb_ibus_adr[15]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[16] servant.wb_ibus_adr[16]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[17] servant.wb_ibus_adr[17]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[18] servant.wb_ibus_adr[18]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[19] servant.wb_ibus_adr[19]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[20] servant.wb_ibus_adr[20]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[21] servant.wb_ibus_adr[21]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[22] servant.wb_ibus_adr[22]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[23] servant.wb_ibus_adr[23]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[24] servant.wb_ibus_adr[24]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[25] servant.wb_ibus_adr[25]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[26] servant.wb_ibus_adr[26]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[27] servant.wb_ibus_adr[27]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[28] servant.wb_ibus_adr[28]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[29] servant.wb_ibus_adr[29]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[30] servant.wb_ibus_adr[30]
1 1
.names servant.cpu.cpu.ctrl.o_ibus_adr[31] servant.wb_ibus_adr[31]
1 1
.names servant.ram.o_wb_ack servant.wb_mem_ack
1 1
.names $undef servant.wb_mem_adr[0]
1 1
.names $undef servant.wb_mem_adr[1]
1 1
.names servant.arbiter.o_wb_cpu_adr[2] servant.wb_mem_adr[2]
1 1
.names servant.arbiter.o_wb_cpu_adr[3] servant.wb_mem_adr[3]
1 1
.names servant.arbiter.o_wb_cpu_adr[4] servant.wb_mem_adr[4]
1 1
.names servant.arbiter.o_wb_cpu_adr[5] servant.wb_mem_adr[5]
1 1
.names servant.arbiter.o_wb_cpu_adr[6] servant.wb_mem_adr[6]
1 1
.names servant.arbiter.o_wb_cpu_adr[7] servant.wb_mem_adr[7]
1 1
.names servant.arbiter.o_wb_cpu_adr[8] servant.wb_mem_adr[8]
1 1
.names servant.arbiter.o_wb_cpu_adr[9] servant.wb_mem_adr[9]
1 1
.names servant.arbiter.o_wb_cpu_adr[10] servant.wb_mem_adr[10]
1 1
.names $undef servant.wb_mem_adr[11]
1 1
.names $undef servant.wb_mem_adr[12]
1 1
.names $undef servant.wb_mem_adr[13]
1 1
.names $undef servant.wb_mem_adr[14]
1 1
.names $undef servant.wb_mem_adr[15]
1 1
.names $undef servant.wb_mem_adr[16]
1 1
.names $undef servant.wb_mem_adr[17]
1 1
.names $undef servant.wb_mem_adr[18]
1 1
.names $undef servant.wb_mem_adr[19]
1 1
.names $undef servant.wb_mem_adr[20]
1 1
.names $undef servant.wb_mem_adr[21]
1 1
.names $undef servant.wb_mem_adr[22]
1 1
.names $undef servant.wb_mem_adr[23]
1 1
.names $undef servant.wb_mem_adr[24]
1 1
.names $undef servant.wb_mem_adr[25]
1 1
.names $undef servant.wb_mem_adr[26]
1 1
.names $undef servant.wb_mem_adr[27]
1 1
.names $undef servant.wb_mem_adr[28]
1 1
.names $undef servant.wb_mem_adr[29]
1 1
.names $undef servant.wb_mem_adr[30]
1 1
.names $undef servant.wb_mem_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_mem_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_mem_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_mem_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_mem_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_mem_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_mem_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_mem_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_mem_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_mem_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_mem_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_mem_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_mem_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_mem_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_mem_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_mem_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_mem_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_mem_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_mem_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_mem_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_mem_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_mem_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_mem_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_mem_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_mem_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_mem_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_mem_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_mem_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_mem_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_mem_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_mem_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_mem_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_mem_dat[31]
1 1
.names servant.cpu.cpu.ctrl.i_rst servant.wb_rst
1 1
.names servant.inst_servant_spi.wb_ack servant.wb_spi_ack
1 1
.names $false servant.wb_spi_adr[0]
1 1
.names $false servant.wb_spi_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_spi_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_spi_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_spi_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_spi_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_spi_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_spi_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_spi_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_spi_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_spi_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_spi_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_spi_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_spi_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_spi_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_spi_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_spi_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_spi_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_spi_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_spi_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_spi_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_spi_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_spi_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_spi_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_spi_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_spi_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_spi_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_spi_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_spi_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_spi_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_spi_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_spi_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_spi_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_spi_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_spi_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_spi_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_spi_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_spi_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_spi_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_spi_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_spi_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_spi_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_spi_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_spi_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_spi_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_spi_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_spi_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_spi_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_spi_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_spi_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_spi_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_spi_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_spi_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_spi_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_spi_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_spi_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_spi_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_spi_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_spi_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_spi_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_spi_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_spi_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_spi_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_spi_dat[31]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[0] servant.wb_spi_rdt[0]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[1] servant.wb_spi_rdt[1]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[2] servant.wb_spi_rdt[2]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[3] servant.wb_spi_rdt[3]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[4] servant.wb_spi_rdt[4]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[5] servant.wb_spi_rdt[5]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[6] servant.wb_spi_rdt[6]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[7] servant.wb_spi_rdt[7]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[8] servant.wb_spi_rdt[8]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[9] servant.wb_spi_rdt[9]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[10] servant.wb_spi_rdt[10]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[11] servant.wb_spi_rdt[11]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[12] servant.wb_spi_rdt[12]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[13] servant.wb_spi_rdt[13]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[14] servant.wb_spi_rdt[14]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[15] servant.wb_spi_rdt[15]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[16] servant.wb_spi_rdt[16]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[17] servant.wb_spi_rdt[17]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[18] servant.wb_spi_rdt[18]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[19] servant.wb_spi_rdt[19]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[20] servant.wb_spi_rdt[20]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[21] servant.wb_spi_rdt[21]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[22] servant.wb_spi_rdt[22]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[23] servant.wb_spi_rdt[23]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[24] servant.wb_spi_rdt[24]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[25] servant.wb_spi_rdt[25]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[26] servant.wb_spi_rdt[26]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[27] servant.wb_spi_rdt[27]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[28] servant.wb_spi_rdt[28]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[29] servant.wb_spi_rdt[29]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[30] servant.wb_spi_rdt[30]
1 1
.names servant.inst_servant_spi.o_wb_spi_rdt[31] servant.wb_spi_rdt[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_spi_we
1 1
.names $false servant.wb_timer_adr[0]
1 1
.names $false servant.wb_timer_adr[1]
1 1
.names servant.cpu.cpu.bufreg.data[2] servant.wb_timer_adr[2]
1 1
.names servant.cpu.cpu.bufreg.data[3] servant.wb_timer_adr[3]
1 1
.names servant.cpu.cpu.bufreg.data[4] servant.wb_timer_adr[4]
1 1
.names servant.cpu.cpu.bufreg.data[5] servant.wb_timer_adr[5]
1 1
.names servant.cpu.cpu.bufreg.data[6] servant.wb_timer_adr[6]
1 1
.names servant.cpu.cpu.bufreg.data[7] servant.wb_timer_adr[7]
1 1
.names servant.cpu.cpu.bufreg.data[8] servant.wb_timer_adr[8]
1 1
.names servant.cpu.cpu.bufreg.data[9] servant.wb_timer_adr[9]
1 1
.names servant.cpu.cpu.bufreg.data[10] servant.wb_timer_adr[10]
1 1
.names servant.cpu.cpu.bufreg.data[11] servant.wb_timer_adr[11]
1 1
.names servant.cpu.cpu.bufreg.data[12] servant.wb_timer_adr[12]
1 1
.names servant.cpu.cpu.bufreg.data[13] servant.wb_timer_adr[13]
1 1
.names servant.cpu.cpu.bufreg.data[14] servant.wb_timer_adr[14]
1 1
.names servant.cpu.cpu.bufreg.data[15] servant.wb_timer_adr[15]
1 1
.names servant.cpu.cpu.bufreg.data[16] servant.wb_timer_adr[16]
1 1
.names servant.cpu.cpu.bufreg.data[17] servant.wb_timer_adr[17]
1 1
.names servant.cpu.cpu.bufreg.data[18] servant.wb_timer_adr[18]
1 1
.names servant.cpu.cpu.bufreg.data[19] servant.wb_timer_adr[19]
1 1
.names servant.cpu.cpu.bufreg.data[20] servant.wb_timer_adr[20]
1 1
.names servant.cpu.cpu.bufreg.data[21] servant.wb_timer_adr[21]
1 1
.names servant.cpu.cpu.bufreg.data[22] servant.wb_timer_adr[22]
1 1
.names servant.cpu.cpu.bufreg.data[23] servant.wb_timer_adr[23]
1 1
.names servant.cpu.cpu.bufreg.data[24] servant.wb_timer_adr[24]
1 1
.names servant.cpu.cpu.bufreg.data[25] servant.wb_timer_adr[25]
1 1
.names servant.cpu.cpu.bufreg.data[26] servant.wb_timer_adr[26]
1 1
.names servant.cpu.cpu.bufreg.data[27] servant.wb_timer_adr[27]
1 1
.names servant.cpu.cpu.bufreg.data[28] servant.wb_timer_adr[28]
1 1
.names servant.cpu.cpu.bufreg.data[29] servant.wb_timer_adr[29]
1 1
.names servant.cpu.cpu.bufreg.data[30] servant.wb_timer_adr[30]
1 1
.names servant.cpu.cpu.bufreg.data[31] servant.wb_timer_adr[31]
1 1
.names servant.cpu.cpu.bufreg2.dat[0] servant.wb_timer_dat[0]
1 1
.names servant.cpu.cpu.bufreg2.dat[1] servant.wb_timer_dat[1]
1 1
.names servant.cpu.cpu.bufreg2.dat[2] servant.wb_timer_dat[2]
1 1
.names servant.cpu.cpu.bufreg2.dat[3] servant.wb_timer_dat[3]
1 1
.names servant.cpu.cpu.bufreg2.dat[4] servant.wb_timer_dat[4]
1 1
.names servant.cpu.cpu.bufreg2.o_sh_done_r servant.wb_timer_dat[5]
1 1
.names servant.cpu.cpu.bufreg2.dat[6] servant.wb_timer_dat[6]
1 1
.names servant.cpu.cpu.bufreg2.dat[7] servant.wb_timer_dat[7]
1 1
.names servant.cpu.cpu.bufreg2.dat[8] servant.wb_timer_dat[8]
1 1
.names servant.cpu.cpu.bufreg2.dat[9] servant.wb_timer_dat[9]
1 1
.names servant.cpu.cpu.bufreg2.dat[10] servant.wb_timer_dat[10]
1 1
.names servant.cpu.cpu.bufreg2.dat[11] servant.wb_timer_dat[11]
1 1
.names servant.cpu.cpu.bufreg2.dat[12] servant.wb_timer_dat[12]
1 1
.names servant.cpu.cpu.bufreg2.dat[13] servant.wb_timer_dat[13]
1 1
.names servant.cpu.cpu.bufreg2.dat[14] servant.wb_timer_dat[14]
1 1
.names servant.cpu.cpu.bufreg2.dat[15] servant.wb_timer_dat[15]
1 1
.names servant.cpu.cpu.bufreg2.dat[16] servant.wb_timer_dat[16]
1 1
.names servant.cpu.cpu.bufreg2.dat[17] servant.wb_timer_dat[17]
1 1
.names servant.cpu.cpu.bufreg2.dat[18] servant.wb_timer_dat[18]
1 1
.names servant.cpu.cpu.bufreg2.dat[19] servant.wb_timer_dat[19]
1 1
.names servant.cpu.cpu.bufreg2.dat[20] servant.wb_timer_dat[20]
1 1
.names servant.cpu.cpu.bufreg2.dat[21] servant.wb_timer_dat[21]
1 1
.names servant.cpu.cpu.bufreg2.dat[22] servant.wb_timer_dat[22]
1 1
.names servant.cpu.cpu.bufreg2.dat[23] servant.wb_timer_dat[23]
1 1
.names servant.cpu.cpu.bufreg2.dat[24] servant.wb_timer_dat[24]
1 1
.names servant.cpu.cpu.bufreg2.dat[25] servant.wb_timer_dat[25]
1 1
.names servant.cpu.cpu.bufreg2.dat[26] servant.wb_timer_dat[26]
1 1
.names servant.cpu.cpu.bufreg2.dat[27] servant.wb_timer_dat[27]
1 1
.names servant.cpu.cpu.bufreg2.dat[28] servant.wb_timer_dat[28]
1 1
.names servant.cpu.cpu.bufreg2.dat[29] servant.wb_timer_dat[29]
1 1
.names servant.cpu.cpu.bufreg2.dat[30] servant.wb_timer_dat[30]
1 1
.names servant.cpu.cpu.bufreg2.dat[31] servant.wb_timer_dat[31]
1 1
.names servant.arbiter.i_wb_cpu_dbus_we servant.wb_timer_we
1 1
.names servant.inst_servant_spi.address_mems[1] servant.wr_addr_inputbuffer_spi[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.wr_addr_inputbuffer_spi[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.wr_addr_inputbuffer_spi[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.wr_addr_inputbuffer_spi[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.wr_addr_inputbuffer_spi[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.wr_addr_inputbuffer_spi[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.wr_addr_inputbuffer_spi[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.wr_addr_inputbuffer_spi[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.wr_addr_inputbuffer_spi[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.wr_addr_inputbuffer_spi[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.wr_addr_inputbuffer_spi[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.wr_addr_inputbuffer_spi[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.wr_addr_inputbuffer_spi[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.wr_addr_inputbuffer_spi[13]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.wr_addr_intmem1_spi[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.wr_addr_intmem1_spi[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.wr_addr_intmem1_spi[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.wr_addr_intmem1_spi[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.wr_addr_intmem1_spi[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.wr_addr_intmem1_spi[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.wr_addr_intmem1_spi[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.wr_addr_intmem1_spi[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.wr_addr_intmem1_spi[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.wr_addr_intmem1_spi[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.wr_addr_intmem1_spi[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.wr_addr_intmem1_spi[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.wr_addr_intmem1_spi[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.wr_addr_intmem1_spi[13]
1 1
.names servant.inst_servant_spi.address_mems[1] servant.wr_addr_intmem2_spi[0]
1 1
.names servant.inst_servant_spi.address_mems[2] servant.wr_addr_intmem2_spi[1]
1 1
.names servant.inst_servant_spi.address_mems[3] servant.wr_addr_intmem2_spi[2]
1 1
.names servant.inst_servant_spi.address_mems[4] servant.wr_addr_intmem2_spi[3]
1 1
.names servant.inst_servant_spi.address_mems[5] servant.wr_addr_intmem2_spi[4]
1 1
.names servant.inst_servant_spi.address_mems[6] servant.wr_addr_intmem2_spi[5]
1 1
.names servant.inst_servant_spi.address_mems[7] servant.wr_addr_intmem2_spi[6]
1 1
.names servant.inst_servant_spi.address_mems[8] servant.wr_addr_intmem2_spi[7]
1 1
.names servant.inst_servant_spi.address_mems[9] servant.wr_addr_intmem2_spi[8]
1 1
.names servant.inst_servant_spi.address_mems[10] servant.wr_addr_intmem2_spi[9]
1 1
.names servant.inst_servant_spi.address_mems[11] servant.wr_addr_intmem2_spi[10]
1 1
.names servant.inst_servant_spi.address_mems[12] servant.wr_addr_intmem2_spi[11]
1 1
.names servant.inst_servant_spi.address_mems[13] servant.wr_addr_intmem2_spi[12]
1 1
.names servant.inst_servant_spi.address_mems[14] servant.wr_addr_intmem2_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.wr_data_inputbuffer_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.wr_data_inputbuffer_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.wr_data_inputbuffer_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.wr_data_inputbuffer_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.wr_data_inputbuffer_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.wr_data_inputbuffer_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.wr_data_inputbuffer_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.wr_data_inputbuffer_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.wr_data_inputbuffer_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.wr_data_inputbuffer_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.wr_data_inputbuffer_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.wr_data_inputbuffer_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.wr_data_inputbuffer_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.wr_data_inputbuffer_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.wr_data_inputbuffer_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.wr_data_inputbuffer_spi[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.wr_data_intmem1_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.wr_data_intmem1_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.wr_data_intmem1_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.wr_data_intmem1_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.wr_data_intmem1_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.wr_data_intmem1_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.wr_data_intmem1_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.wr_data_intmem1_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.wr_data_intmem1_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.wr_data_intmem1_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.wr_data_intmem1_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.wr_data_intmem1_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.wr_data_intmem1_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.wr_data_intmem1_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.wr_data_intmem1_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.wr_data_intmem1_spi[15]
1 1
.names servant.inst_servant_spi.data_in_intmems[0] servant.wr_data_intmem2_spi[0]
1 1
.names servant.inst_servant_spi.data_in_intmems[1] servant.wr_data_intmem2_spi[1]
1 1
.names servant.inst_servant_spi.data_in_intmems[2] servant.wr_data_intmem2_spi[2]
1 1
.names servant.inst_servant_spi.data_in_intmems[3] servant.wr_data_intmem2_spi[3]
1 1
.names servant.inst_servant_spi.data_in_intmems[4] servant.wr_data_intmem2_spi[4]
1 1
.names servant.inst_servant_spi.data_in_intmems[5] servant.wr_data_intmem2_spi[5]
1 1
.names servant.inst_servant_spi.data_in_intmems[6] servant.wr_data_intmem2_spi[6]
1 1
.names servant.inst_servant_spi.data_in_intmems[7] servant.wr_data_intmem2_spi[7]
1 1
.names servant.inst_servant_spi.data_in_intmems[8] servant.wr_data_intmem2_spi[8]
1 1
.names servant.inst_servant_spi.data_in_intmems[9] servant.wr_data_intmem2_spi[9]
1 1
.names servant.inst_servant_spi.data_in_intmems[10] servant.wr_data_intmem2_spi[10]
1 1
.names servant.inst_servant_spi.data_in_intmems[11] servant.wr_data_intmem2_spi[11]
1 1
.names servant.inst_servant_spi.data_in_intmems[12] servant.wr_data_intmem2_spi[12]
1 1
.names servant.inst_servant_spi.data_in_intmems[13] servant.wr_data_intmem2_spi[13]
1 1
.names servant.inst_servant_spi.data_in_intmems[14] servant.wr_data_intmem2_spi[14]
1 1
.names servant.inst_servant_spi.data_in_intmems[15] servant.wr_data_intmem2_spi[15]
1 1
.end

.model $paramod$1068b6451000220e52e607e8f8bc2e059e672e4b\spike_mem
.inputs clk rst en_port_wr wr_en_ext en_port_rd rd_en wr_addr[0] wr_addr[1] wr_addr[2] wr_addr[3] wr_addr[4] wr_addr[5] wr_addr[6] wr_addr[7] wr_addr[8] wr_addr[9] wr_addr[10] wr_addr[11] rd_addr[0] rd_addr[1] rd_addr[2] rd_addr[3] rd_addr[4] rd_addr[5] rd_addr[6] rd_addr[7] rd_addr[8] rd_addr[9] rd_addr[10] rd_addr[11] data_in[0] data_in[1] data_in[2] data_in[3]
.outputs dout_port4[0] dout_port4[1] dout_port4[2] dout_port4[3] dout_port16[0] dout_port16[1] dout_port16[2] dout_port16[3] dout_port16[4] dout_port16[5] dout_port16[6] dout_port16[7] dout_port16[8] dout_port16[9] dout_port16[10] dout_port16[11] dout_port16[12] dout_port16[13] dout_port16[14] dout_port16[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=rd_en I3=en_port_rd O=BRAM_1_SPIKEMEM_inst.enb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk D=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rd_addr[9] I1=rd_addr[8] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=$false I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rd_addr[7] I1=rd_addr[6] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[5] I1=rd_addr[4] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[10] I1=rd_addr[2] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[11] I1=rd_addr[3] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_O Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_2_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_1_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_3_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_1_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_1_O Q=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=clk D=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2_SB_DFFE_Q_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_2_O Q=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk D=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_3_O Q=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=clk D=data_in[3] Q=data_in_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_in_SB_DFF_D_1_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_in_SB_DFF_D_2_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_in_SB_DFF_D_3_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_I3[3] O=dout_port4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_1_I3[3] O=dout_port4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_2_I3[3] O=dout_port4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_3_I3[3] O=dout_port4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_3_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=en_port_wr O=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=rd_addr[1] Q=rd_addr_sel_reg[0][1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr[0] Q=rd_addr_sel_reg[0][0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr_sel_reg[0][1] Q=rd_addr_sel_reg[1][1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr_sel_reg[0][0] Q=rd_addr_sel_reg[1][0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=rst I3=rst_SB_LUT4_I2_I3[1] O=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFE C=clk D=$true E=BRAM_1_SPIKEMEM_inst.enb Q=rst_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=clk D=wr_addr[11] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[10] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[9] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[8] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[7] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[6] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[5] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[4] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[3] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[2] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port4_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_I3[2]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names rd_addr[5] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[0]
1 1
.names rd_addr[4] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
1 1
.names rd_addr[7] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[0]
1 1
.names rd_addr[6] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[1]
1 1
.names rst rst_SB_LUT4_I2_I3[0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port4_SB_LUT4_O_2_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_2_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_2_I3[2]
1 1
.names rd_addr[10] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[0]
1 1
.names rd_addr[2] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names rd_addr[11] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[0]
1 1
.names rd_addr[3] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names rd_addr[9] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[0]
1 1
.names rd_addr[8] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port4_SB_LUT4_O_1_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_1_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_1_I3[2]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port4_SB_LUT4_O_3_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_3_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_3_I3[2]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names wr_addr[2] BRAM_1_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_1_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_1_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_1_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_1_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_1_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_1_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_1_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_1_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_1_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_1_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_1_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_1_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_1_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_1_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_1_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_1_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_1_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_1_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_1_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_1_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_1_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_1_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_1_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_1_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_1_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_1_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_1_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_1_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_1_SPIKEMEM_inst.ena
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_1_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_1_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_2_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_2_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_2_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_2_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_2_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_2_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_2_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_2_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_2_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_2_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_2_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_2_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_2_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_2_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_2_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_2_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_2_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_2_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_2_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_2_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_2_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_2_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_2_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_2_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_2_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_2_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_2_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_2_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_2_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_2_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_2_SPIKEMEM_inst.enb
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_2_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_2_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_3_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_3_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_3_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_3_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_3_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_3_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_3_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_3_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_3_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_3_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_3_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_3_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_3_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_3_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_3_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_3_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_3_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_3_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_3_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_3_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_3_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_3_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_3_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_3_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_3_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_3_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_3_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_3_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_3_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_3_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_3_SPIKEMEM_inst.enb
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_3_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_3_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_4_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_4_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_4_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_4_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_4_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_4_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_4_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_4_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_4_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_4_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_4_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_4_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_4_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_4_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_4_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_4_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_4_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_4_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_4_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_4_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_4_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_4_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_4_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_4_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_4_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_4_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_4_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_4_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_4_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_4_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_4_SPIKEMEM_inst.enb
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_4_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_4_SPIKEMEM_inst.rst
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout[0][0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout[0][1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout[0][2]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout[0][3]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] dout[1][0]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] dout[1][1]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] dout[1][2]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] dout[1][3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] dout[2][0]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] dout[2][1]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] dout[2][2]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] dout[2][3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout[3][0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout[3][1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout[3][2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout[3][3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[4]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[5]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[6]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[7]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[8]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[9]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[10]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[11]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[12]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[13]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[14]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[15]
1 1
.end

.model $paramod$58dc2e0142406291d7d2f2eaf6f22d42d534acc4\spike_mem
.inputs clk rst en_port_wr wr_en_ext en_port_rd rd_en wr_addr[0] wr_addr[1] wr_addr[2] wr_addr[3] wr_addr[4] wr_addr[5] wr_addr[6] wr_addr[7] wr_addr[8] wr_addr[9] wr_addr[10] wr_addr[11] rd_addr[0] rd_addr[1] rd_addr[2] rd_addr[3] rd_addr[4] rd_addr[5] rd_addr[6] rd_addr[7] rd_addr[8] rd_addr[9] rd_addr[10] rd_addr[11] data_in[0] data_in[1] data_in[2] data_in[3]
.outputs dout_port4[0] dout_port4[1] dout_port4[2] dout_port4[3] dout_port16[0] dout_port16[1] dout_port16[2] dout_port16[3] dout_port16[4] dout_port16[5] dout_port16[6] dout_port16[7] dout_port16[8] dout_port16[9] dout_port16[10] dout_port16[11] dout_port16[12] dout_port16[13] dout_port16[14] dout_port16[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=rd_en I3=en_port_rd O=BRAM_1_SPIKEMEM_inst.enb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:39.5-51.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_1_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_3_O Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:60.5-72.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_3_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3_SB_DFFE_Q_1_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_O Q=BRAM_2_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:81.5-93.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=clk D=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3_SB_DFFE_Q_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] I3=BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_1_O Q=BRAM_3_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFSR C=clk D=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D Q=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] R=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:102.5-114.6|rtl/estu/top/BRAM_singlePort_readFirst.v:92.7-96.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=rd_addr[4] RADDR[1]=rd_addr[5] RADDR[2]=rd_addr[6] RADDR[3]=rd_addr[7] RADDR[4]=rd_addr[8] RADDR[5]=rd_addr[9] RADDR[6]=rd_addr[10] RADDR[7]=rd_addr[11] RADDR[8]=rd_addr[3] RADDR[9]=rd_addr[2] RADDR[10]=$false RCLK=clk RCLKE=BRAM_1_SPIKEMEM_inst.enb RDATA[0]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[0] RDATA[1]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] RDATA[2]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[2] RDATA[3]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[3] RDATA[4]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[4] RDATA[5]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] RDATA[6]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[6] RDATA[7]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[7] RDATA[8]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[8] RDATA[9]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] RDATA[10]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[10] RDATA[11]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[11] RDATA[12]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[12] RDATA[13]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] RDATA[14]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[14] RDATA[15]=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[15] RE=$true WADDR[0]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] WADDR[1]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] WADDR[2]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] WADDR[3]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] WADDR[4]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] WADDR[5]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] WADDR[6]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] WADDR[7]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] WADDR[8]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] WADDR[9]=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] WADDR[10]=$false WCLK=clk WCLKE=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE WDATA[0]=$false WDATA[1]=data_in_SB_DFF_D_3_Q WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=data_in_SB_DFF_D_1_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=data_in_SB_DFF_D_2_Q WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=data_in_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_2_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=data_in_SB_DFF_D_1_Q E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] O=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFFE C=clk D=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D E=BRAM_1_SPIKEMEM_inst.enb Q=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE I1=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rd_addr[9] I1=rd_addr[8] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=$false I2=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0] I3=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rd_addr[5] I1=rd_addr[4] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[7] I1=rd_addr[6] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[10] I1=rd_addr[2] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=rd_addr[11] I1=rd_addr[3] I2=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2] I3=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3] O=BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_DFFSR C=clk D=wr_en_ext_SB_LUT4_I3_2_O Q=BRAM_4_SPIKEMEM_inst.ram.0.0_WCLKE R=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=clk D=data_in[3] Q=data_in_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_in_SB_DFF_D_1_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_in_SB_DFF_D_2_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_in_SB_DFF_D_3_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_I3[3] O=dout_port4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_1_I3[3] O=dout_port4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_2_I3[3] O=dout_port4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_3_I3[3] O=dout_port4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_3_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] I1=rd_addr_sel_reg[1][1] I2=rd_addr_sel_reg[1][0] I3=dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=dout_port4_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] I1=BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] I2=rd_addr_sel_reg[1][1] I3=rd_addr_sel_reg[1][0] O=dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=en_port_wr O=en_port_wr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=rd_addr[1] Q=rd_addr_sel_reg[0][1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr[0] Q=rd_addr_sel_reg[0][0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr_sel_reg[0][1] Q=rd_addr_sel_reg[1][1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=rd_addr_sel_reg[0][0] Q=rd_addr_sel_reg[1][0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/spike_mem.v:116.1-124.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=rst I3=rst_SB_LUT4_I2_I3[1] O=rst_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFE C=clk D=$true E=BRAM_1_SPIKEMEM_inst.enb Q=rst_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=clk D=wr_addr[11] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[10] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[9] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[8] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[7] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[6] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[5] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[4] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[3] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wr_addr[2] Q=BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=wr_addr[1] I2=wr_addr[0] I3=wr_en_ext O=wr_en_ext_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port4_SB_LUT4_O_3_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_3_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_3_I3[2]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port4_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_I3[2]
1 1
.names rd_addr[5] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[0]
1 1
.names rd_addr[4] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_4[1]
1 1
.names rst rst_SB_LUT4_I2_I3[0]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names rd_addr[9] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[0]
1 1
.names rd_addr[8] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_2[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[1]
1 1
.names rd_addr[11] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[0]
1 1
.names rd_addr[3] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port4_SB_LUT4_O_2_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_2_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_2_I3[2]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names rd_addr[10] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[0]
1 1
.names rd_addr[2] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_1[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_WCLKE BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port4_SB_LUT4_O_1_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_1_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_1_I3[2]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[1] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[0]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[0]
1 1
.names rd_addr_sel_reg[1][1] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[1]
1 1
.names rd_addr_sel_reg[1][0] dout_port4_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[0]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[1]
1 1
.names rd_addr[7] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[0]
1 1
.names rd_addr[6] BRAM_1_SPIKEMEM_inst.ram.0.0_WADDR_3[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[1] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[0]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[0] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_4_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_3_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_2_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_3[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[1]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_2[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[5]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_1[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[9]
1 1
.names BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA[2] BRAM_1_SPIKEMEM_inst.ram.0.0_RDATA_4[13]
1 1
.names wr_addr[2] BRAM_1_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_1_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_1_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_1_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_1_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_1_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_1_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_1_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_1_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_1_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_1_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_1_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_1_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_1_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_1_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_1_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_1_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_1_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_1_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_1_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_1_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_1_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_1_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_1_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_1_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_1_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_1_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_1_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_1_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_1_SPIKEMEM_inst.ena
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_1_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_1_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_1_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_2_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_2_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_2_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_2_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_2_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_2_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_2_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_2_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_2_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_2_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_2_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_2_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_2_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_2_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_2_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_2_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_2_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_2_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_2_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_2_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_2_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_2_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_2_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_2_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_2_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_2_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_2_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_2_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_2_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_2_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_2_SPIKEMEM_inst.enb
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_2_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_2_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_2_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_3_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_3_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_3_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_3_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_3_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_3_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_3_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_3_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_3_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_3_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_3_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_3_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_3_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_3_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_3_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_3_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_3_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_3_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_3_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_3_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_3_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_3_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_3_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_3_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_3_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_3_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_3_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_3_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_3_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_3_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_3_SPIKEMEM_inst.enb
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_3_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_3_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_3_SPIKEMEM_inst.rst
1 1
.names wr_addr[2] BRAM_4_SPIKEMEM_inst.addra[0]
1 1
.names wr_addr[3] BRAM_4_SPIKEMEM_inst.addra[1]
1 1
.names wr_addr[4] BRAM_4_SPIKEMEM_inst.addra[2]
1 1
.names wr_addr[5] BRAM_4_SPIKEMEM_inst.addra[3]
1 1
.names wr_addr[6] BRAM_4_SPIKEMEM_inst.addra[4]
1 1
.names wr_addr[7] BRAM_4_SPIKEMEM_inst.addra[5]
1 1
.names wr_addr[8] BRAM_4_SPIKEMEM_inst.addra[6]
1 1
.names wr_addr[9] BRAM_4_SPIKEMEM_inst.addra[7]
1 1
.names wr_addr[10] BRAM_4_SPIKEMEM_inst.addra[8]
1 1
.names wr_addr[11] BRAM_4_SPIKEMEM_inst.addra[9]
1 1
.names rd_addr[2] BRAM_4_SPIKEMEM_inst.addrb[0]
1 1
.names rd_addr[3] BRAM_4_SPIKEMEM_inst.addrb[1]
1 1
.names rd_addr[4] BRAM_4_SPIKEMEM_inst.addrb[2]
1 1
.names rd_addr[5] BRAM_4_SPIKEMEM_inst.addrb[3]
1 1
.names rd_addr[6] BRAM_4_SPIKEMEM_inst.addrb[4]
1 1
.names rd_addr[7] BRAM_4_SPIKEMEM_inst.addrb[5]
1 1
.names rd_addr[8] BRAM_4_SPIKEMEM_inst.addrb[6]
1 1
.names rd_addr[9] BRAM_4_SPIKEMEM_inst.addrb[7]
1 1
.names rd_addr[10] BRAM_4_SPIKEMEM_inst.addrb[8]
1 1
.names rd_addr[11] BRAM_4_SPIKEMEM_inst.addrb[9]
1 1
.names clk BRAM_4_SPIKEMEM_inst.clk
1 1
.names data_in[0] BRAM_4_SPIKEMEM_inst.dina[0]
1 1
.names data_in[1] BRAM_4_SPIKEMEM_inst.dina[1]
1 1
.names data_in[2] BRAM_4_SPIKEMEM_inst.dina[2]
1 1
.names data_in[3] BRAM_4_SPIKEMEM_inst.dina[3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] BRAM_4_SPIKEMEM_inst.doutb[0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] BRAM_4_SPIKEMEM_inst.doutb[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] BRAM_4_SPIKEMEM_inst.doutb[2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] BRAM_4_SPIKEMEM_inst.doutb[3]
1 1
.names en_port_wr BRAM_4_SPIKEMEM_inst.ena
1 1
.names BRAM_1_SPIKEMEM_inst.enb BRAM_4_SPIKEMEM_inst.enb
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[0]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[1]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[2]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[3]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[4]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[5]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[6]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[7]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[8]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[9]
1 1
.names $true BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[10]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[11]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[12]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[13]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[14]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[15]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[16]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[17]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[18]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[19]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[20]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[21]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[22]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[23]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[24]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[25]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[26]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[27]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[28]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[29]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[30]
1 1
.names $false BRAM_4_SPIKEMEM_inst.init_bram_to_zero.ram_index[31]
1 1
.names $true BRAM_4_SPIKEMEM_inst.regceb
1 1
.names rst BRAM_4_SPIKEMEM_inst.rst
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout[0][0]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout[0][1]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout[0][2]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout[0][3]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] dout[1][0]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] dout[1][1]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] dout[1][2]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] dout[1][3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] dout[2][0]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] dout[2][1]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] dout[2][2]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] dout[2][3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout[3][0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout[3][1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout[3][2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout[3][3]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[0]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[1]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[2]
1 1
.names BRAM_4_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[3]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[4]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[5]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[6]
1 1
.names BRAM_3_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[7]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[8]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[9]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[10]
1 1
.names BRAM_2_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[11]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[0] dout_port16[12]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[1] dout_port16[13]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[2] dout_port16[14]
1 1
.names BRAM_1_SPIKEMEM_inst.output_register.doutb_reg[3] dout_port16[15]
1 1
.end

.model $paramod$65d807bf5485b3100b0c7edda995a78790bf0dd3\instr_mem
.inputs clk rst clr clr_pc fetch_instr en_pc
.outputs pc[0] pc[1] pc[2] pc[3] pc[4] pc[5] pc[6] pc[7] valid_instr instruction_out_full[0] instruction_out_full[1] instruction_out_full[2] instruction_out_full[3] instruction_out_full[4] instruction_out_full[5] instruction_out_full[6] instruction_out_full[7] instruction_out_full[8] instruction_out_full[9] instruction_out_full[10] instruction_out_full[11] instruction_out_full[12] instruction_out_full[13] instruction_out_full[14] instruction_out_full[15] instruction_out_full[16] instruction_out_full[17] instruction_out_full[18] instruction_out_full[19] instruction_out_full[20] instruction_out_full[21] instruction_out_full[22] instruction_out_full[23] instruction_out_full[24] instruction_out_full[25] instruction_out_full[26] instruction_out_full[27] instruction_out_full[28] instruction_out_full[29] instruction_out_full[30] instruction_out_full[31] instruction_out_full[32] instruction_out_full[33] instruction_out_full[34] instruction_out_full[35] instruction_out_full[36] instruction_out_full[37] instruction_out_full[38] instruction_out_full[39] instruction_out_full[40] instruction_out_full[41] instruction_out_full[42] instruction_out_full[43] instruction_out_full[44] instruction_out_full[45] instruction_out_full[46] instruction_out_full[47] instruction_out_full[48] instruction_out_full[49] instruction_out_full[50] instruction_out_full[51] instruction_out_full[52] instruction_out_full[53] instruction_out_full[54] instruction_out_full[55] instruction_out_full[56] instruction_out_full[57] instruction_out_full[58] instruction_out_full[59] instruction_out_full[60] instruction_out_full[61] instruction_out_full[62] instruction_out_full[63] instruction_out_full[64] instruction_out_full[65] instruction_out_full[66] instruction_out_full[67] instruction_out_full[68] instruction_out_full[69] instruction_out_full[70] instruction_out_full[71] instruction_out_full[72] instruction_out_full[73] instruction_out_full[74] instruction_out_full[75] instruction_out_full[76] instruction_out_full[77] instruction_out_full[78] instruction_out_full[79] instruction_out_full[80] instruction_out_full[81] instruction_out_full[82] instruction_out_full[83] instruction_out_full[84] instruction_out_full[85] instruction_out_full[86] instruction_out_full[87] instruction_out_full[88] instruction_out_full[89] instruction_out_full[90] instruction_out_full[91] instruction_out_full[92] instruction_out_full[93] instruction_out_full[94] instruction_out_full[95] instruction_out_full[96] instruction_out_full[97] instruction_out_full[98] instruction_out_full[99] instruction_out_full[100] instruction_out_full[101] instruction_out_full[102] instruction_out_full[103] instruction_out_full[104] instruction_out_full[105] instruction_out_full[106] instruction_out_full[107] instruction_out_full[108] instruction_out_full[109] instruction_out_full[110] instruction_out_full[111] instruction_out_full[112] instruction_out_full[113] instruction_out_full[114] instruction_out_full[115] instruction_out_full[116] instruction_out_full[117] instruction_out_full[118] instruction_out_full[119] instruction_out_full[120] instruction_out_full[121] instruction_out_full[122] instruction_out_full[123] instruction_out_full[124] instruction_out_full[125] instruction_out_full[126] instruction_out_full[127] instruction_out_full[128] instruction_out_full[129] instruction_out_full[130] instruction_out_full[131] instruction_out_full[132] instruction_out_full[133] instruction_out_full[134] instruction_out_full[135] instruction_out_full[136] instruction_out_full[137] instruction_out_full[138] instruction_out_full[139] instruction_out_full[140] instruction_out_full[141] instruction_out_full[142] instruction_out_full[143] instruction_out_full[144] instruction_out_full[145] instruction_out_full[146] instruction_out_full[147] instruction_out_full[148] instruction_out_full[149] instruction_out_full[150] instruction_out_full[151] instruction_out_full[152] instruction_out_full[153] instruction_out_full[154] instruction_out_full[155] instruction_out_full[156] instruction_out_full[157] instruction_out_full[158] instruction_out_full[159] instruction_out_full[160] instruction_out_full[161] instruction_out_full[162] instruction_out_full[163] instruction_out_full[164] instruction_out_full[165] instruction_out_full[166] instruction_out_full[167] instruction_out_full[168]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=clr I3=rst O=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=clr_pc I3=rst O=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=en_pc I3=clr_pc_SB_LUT4_I2_O[1] O=en_pc_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk D=en_shift_fetch_instr[3] Q=en_shift_fetch_instr[4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=en_shift_fetch_instr[2] Q=en_shift_fetch_instr[3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=en_shift_fetch_instr[1] Q=en_shift_fetch_instr[2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=en_shift_fetch_instr[0] Q=en_shift_fetch_instr[1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=fetch_instr Q=en_shift_fetch_instr[0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[2] I3=clr_SB_LUT4_I2_O[1] O=instruction_out_partial[2]_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[3] I3=clr_SB_LUT4_I2_O[1] O=instruction_out_partial[3]_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[0] I3=clr_SB_LUT4_I2_O[1] O=instruction_out_partial[0]_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[1] I3=clr_SB_LUT4_I2_O[1] O=instruction_out_partial[1]_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[4] I3=clr_SB_LUT4_I2_O[1] O=instruction_out_partial[4]_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=fetch_instr I2=en_shift_fetch_instr[3] I3=en_shift_fetch_instr[2] O=fetch_instr_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=en_shift_fetch_instr[1] I2=en_shift_fetch_instr[0] I3=fetch_instr_SB_LUT4_I1_O[2] O=instr_mem_inst.enb_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFESR C=clk D=instr_addr_offset_SB_DFFESR_Q_D E=instr_addr_offset_SB_DFFESR_Q_E Q=instr_addr_offset[2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:58.5-63.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_addr_offset_SB_DFFESR_Q_1_D E=instr_addr_offset_SB_DFFESR_Q_E Q=instr_addr_offset[1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:58.5-63.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=instr_addr_offset[1] I3=instr_addr_offset[0] O=instr_addr_offset_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:62.34-62.58|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=instr_addr_offset_SB_DFFESR_Q_2_D E=instr_addr_offset_SB_DFFESR_Q_E Q=instr_addr_offset[0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:58.5-63.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=instr_addr_offset[0] O=instr_addr_offset_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=instr_addr_offset[2] I3=instr_addr_offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=instr_addr_offset_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:62.34-62.58|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_addr_offset[0] CO=instr_addr_offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=instr_addr_offset[1]
.attr src "rtl/estu/top/instr_mem.v:62.34-62.58|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=clr_SB_LUT4_I2_O[1] I3=instr_mem_inst.enb_SB_LUT4_O_I3[1] O=instr_addr_offset_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=en_shift_fetch_instr[4] I3=instr_mem_inst.enb_SB_LUT4_O_I3[1] O=instr_mem_inst.enb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=instr_addr_offset[0] RADDR[1]=instr_mem_inst.ram.0.0_RADDR_6 RADDR[2]=instr_mem_inst.ram.0.0_RADDR_5 RADDR[3]=instr_mem_inst.ram.0.0_RADDR_4 RADDR[4]=instr_mem_inst.ram.0.0_RADDR_3 RADDR[5]=instr_mem_inst.ram.0.0_RADDR_2 RADDR[6]=instr_mem_inst.ram.0.0_RADDR_1 RADDR[7]=instr_mem_inst.ram.0.0_RADDR RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=instr_mem_inst.enb RDATA[0]=instr_mem_inst.ram.0.0_RDATA_15[1] RDATA[1]=instr_mem_inst.ram.0.0_RDATA_14[1] RDATA[2]=instr_mem_inst.ram.0.0_RDATA_13[1] RDATA[3]=instr_mem_inst.ram.0.0_RDATA_12[1] RDATA[4]=instr_mem_inst.ram.0.0_RDATA_11[1] RDATA[5]=instr_mem_inst.ram.0.0_RDATA_10[1] RDATA[6]=instr_mem_inst.ram.0.0_RDATA_9[1] RDATA[7]=instr_mem_inst.ram.0.0_RDATA_8[1] RDATA[8]=instr_mem_inst.ram.0.0_RDATA_7[1] RDATA[9]=instr_mem_inst.ram.0.0_RDATA_6[1] RDATA[10]=instr_mem_inst.ram.0.0_RDATA_5[1] RDATA[11]=instr_mem_inst.ram.0.0_RDATA_4[1] RDATA[12]=instr_mem_inst.ram.0.0_RDATA_3[1] RDATA[13]=instr_mem_inst.ram.0.0_RDATA_2[1] RDATA[14]=instr_mem_inst.ram.0.0_RDATA_1[1] RDATA[15]=instr_mem_inst.ram.0.0_RDATA[1] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 1001000110010000000001010001010101010001000001100000000000000000000000000000000001000001000100011101110001000100001100001000010111010001000001101000000010000000000000000000000000000100010000011100110001010100000100001010010111000101010101101000100010000010
.param INIT_1 0000111101000111000000000000000000000000000000000101000001000000000001100010010000000000000010000000111101000111000000000000000000000000000000000001000000000010000001100000010000000000000010001000011101000111000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000010100000100000000000110001001000000000000001000000011110100011100000000000000000000000000000000010100000100000000000110001001000000000000001000000011110100011100000000000000000000000000000000010100000100000000000110001001000000000000001000
.param INIT_3 0001100101010001000100000001000000000000000000010000000000000000000000000000000000000000000000001001000101011001000100000001000000000000000000000000000000000000000000000000000000000000000000000001000101010001000100000001000000000000000000000000000000000000
.param INIT_4 1000011101000111010110010101100000000000000000000101000001000101000001100001010000000000000010001000011101000111010100010101000000000000000000000000000000000000100110010101100100010000000100010000000000000001000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000010100000100010100000110000101000000000100001100100001110100011111010001010110000000000000000000010100000100010100000110000101000001000000011000100001110100011101011001110100000000000000000000010100000100010100000110000101000000000100011000
.param INIT_6 0000010001010100000010101010001001011001010000001101000011010001000000000000000000000000000100000000010001010100000010101010001000001101010100001101000011010001000000000000000000000000000100000000010001010100000010101010001000001001000000001101000011010001
.param INIT_7 0000011101000111000000000000000000000000000000000101010101010000110101000100010000110000100001011100000000000110100010001000000000000000000000000000000000010000000001000101010000001010101000100001110100010010110100001101000100000000000000000000000000010000
.param INIT_8 0000000000000000000001010100010111010100010001000001000010001101110000000001011010001000100000000000000000000000000001000000001000000100000001100001000000001101000001110110010110000000100000000000000000000000000000000000000010000110100100110000010101010001
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000010100000000011000000100000100000000110100101101111101111000000010000000000000000000000000000000000000001000001110010110000000010101010100000111011001010000000000000000
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=pc[6] I3=instr_mem_inst.ram.0.0_RADDR_1_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_mem_inst.ram.0.0_RADDR_2_SB_LUT4_O_I3 CO=instr_mem_inst.ram.0.0_RADDR_1_SB_LUT4_O_I3 I0=$false I1=pc[5]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=pc[5] I3=instr_mem_inst.ram.0.0_RADDR_2_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_mem_inst.ram.0.0_RADDR_3_SB_LUT4_O_I3 CO=instr_mem_inst.ram.0.0_RADDR_2_SB_LUT4_O_I3 I0=$false I1=pc[4]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=pc[4] I3=instr_mem_inst.ram.0.0_RADDR_3_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_mem_inst.ram.0.0_RADDR_4_SB_LUT4_O_I3 CO=instr_mem_inst.ram.0.0_RADDR_3_SB_LUT4_O_I3 I0=$false I1=pc[3]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=pc[3] I3=instr_mem_inst.ram.0.0_RADDR_4_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_mem_inst.ram.0.0_RADDR_5_SB_LUT4_O_I3 CO=instr_mem_inst.ram.0.0_RADDR_4_SB_LUT4_O_I3 I0=instr_addr_offset[2] I1=pc[2]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=instr_addr_offset[2] I2=pc[2] I3=instr_mem_inst.ram.0.0_RADDR_5_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=instr_mem_inst.ram.0.0_RADDR_5_SB_LUT4_O_I3 I0=instr_addr_offset[1] I1=pc[1]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=instr_addr_offset[1] I2=pc[1] I3=$false O=instr_mem_inst.ram.0.0_RADDR_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pc[7] I3=instr_mem_inst.ram.0.0_RADDR_SB_LUT4_O_I3 O=instr_mem_inst.ram.0.0_RADDR
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=instr_mem_inst.ram.0.0_RADDR_1_SB_LUT4_O_I3 CO=instr_mem_inst.ram.0.0_RADDR_SB_LUT4_O_I3 I0=$false I1=pc[6]
.attr src "rtl/estu/top/instr_mem.v:65.25-65.47|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_10[1] O=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_11[1] O=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_12[1] O=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_13[1] O=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_14[1] O=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_15[1] O=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_1[1] O=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_2[1] O=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_3[1] O=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_4[1] O=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_5[1] O=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_6[1] O=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_7[1] O=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_8[1] O=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA_9[1] O=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.0_RDATA[1] O=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=instr_addr_offset[0] RADDR[1]=instr_mem_inst.ram.0.0_RADDR_6 RADDR[2]=instr_mem_inst.ram.0.0_RADDR_5 RADDR[3]=instr_mem_inst.ram.0.0_RADDR_4 RADDR[4]=instr_mem_inst.ram.0.0_RADDR_3 RADDR[5]=instr_mem_inst.ram.0.0_RADDR_2 RADDR[6]=instr_mem_inst.ram.0.0_RADDR_1 RADDR[7]=instr_mem_inst.ram.0.0_RADDR RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=instr_mem_inst.enb RDATA[0]=instr_mem_inst.ram.0.1_RDATA_15[1] RDATA[1]=instr_mem_inst.ram.0.1_RDATA_14[1] RDATA[2]=instr_mem_inst.ram.0.1_RDATA_13[1] RDATA[3]=instr_mem_inst.ram.0.1_RDATA_12[1] RDATA[4]=instr_mem_inst.ram.0.1_RDATA_11[1] RDATA[5]=instr_mem_inst.ram.0.1_RDATA_10[1] RDATA[6]=instr_mem_inst.ram.0.1_RDATA_9[1] RDATA[7]=instr_mem_inst.ram.0.1_RDATA_8[1] RDATA[8]=instr_mem_inst.ram.0.1_RDATA_7[1] RDATA[9]=instr_mem_inst.ram.0.1_RDATA_6[1] RDATA[10]=instr_mem_inst.ram.0.1_RDATA_5[1] RDATA[11]=instr_mem_inst.ram.0.1_RDATA_4[1] RDATA[12]=instr_mem_inst.ram.0.1_RDATA_3[1] RDATA[13]=instr_mem_inst.ram.0.1_RDATA_2[1] RDATA[14]=instr_mem_inst.ram.0.1_RDATA_1[1] RDATA[15]=instr_mem_inst.ram.0.1_RDATA[1] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0101100001011100100101110110000000001110000000010000000000000000000010000000000000100000100000001010110101010000100000000000001000000000100010001011001010110100000000000000100010100000000000001010110101010000000000000000000000000000100010001001000010011100
.param INIT_1 0010000010100000000000000000000000000000100000001010000000000000000000000000000001010000010110100010000010100000000000000000000010001000000000000010000010000000000000000000000001110000011100100010000010100000000000000000000000001000100000000010011001100001
.param INIT_2 0000000010000000101000000000000000010001010000010101000001111000001000001010000000000000000000000000000010000000101000000000000000000101000001000101001001011010001000001010000000000000000000000000000010000000101000000000000000010000000001010101001001011000
.param INIT_3 1010010110000101000001100000001000000000000000000000000000000000000010001000000000100110011000010000110010100101110000000000011000000000000000000000000000000000000010001000000000100110011000010000010000000100000000000000000000000000000000000000000000000000
.param INIT_4 0010000010100000000000010000000110100000000000000010000010000000000010000000000001010000011110100010000010100000000000000000000000001000100000000010011001100001001011000011010011000100001001000000000000000000000000000000000000001000100000000010011001100001
.param INIT_5 1010000000000000001000001000000010001000100000000111000001011000001000001010000000010000000000011010000000000000001000001000000010001000000000000101001001111010001000001010000000000001000100001010000000000000001000001000000000001000100000000101001001111000
.param INIT_6 0000010001010000000001110000011000000000101010000001101010110000001000000000000010100000000000000000010001010000000100100000011100000000101010000001101000011010000000000000000010100000000000000000010001010000000000100000001000000000101010000001000000010000
.param INIT_7 1000100000100001000000000000000010000000100000000010000010000000000011000101000000000110010100100000000010001000101100001011000000100000000000001010000000000000000001000101000000010011010000110000000010101000101100000001101000100000000000001010000000000000
.param INIT_8 0000000010000000001000001000000000001100110100010000010001110010000000001000100010110000101100000000100000100000101000000000000000000100110100010111000001110110001000001010000100010000000100000000100010000000001001100110000101011000000111100001001001100000
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000001000100000100000000000001000010101010000011100000101111000100000101000000001000000010000000010001000000000100110011000010001100011011111000100100110010010001000001000010000000000000000
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_10[1] O=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_11[1] O=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_12[1] O=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_13[1] O=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_14[1] O=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_15[1] O=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_1[1] O=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_2[1] O=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk D=$true E=instr_mem_inst.enb Q=instr_mem_inst.ram.0.1_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_4[1] O=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_5[1] O=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_6[1] O=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_7[1] O=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_8[1] O=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_9[1] O=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA[1] O=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][21] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][20] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instruction_out_partial[0]_SB_DFFESR_Q_12_D E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][19] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=instr_mem_inst.ram.0.1_RDATA_3[0] I3=instr_mem_inst.ram.0.1_RDATA_3[1] O=instruction_out_partial[0]_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][18] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][17] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][16] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][15] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][14] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][13] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][12] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][11] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][10] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][9] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][8] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][7] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][6] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][5] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[0]_SB_DFFESR_Q_E Q=instruction_out_partial[0][22] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][21] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][20] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instruction_out_partial[0]_SB_DFFESR_Q_12_D E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][19] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][18] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][17] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][16] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][15] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][14] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][13] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][12] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][11] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][10] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][9] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][8] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][7] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][6] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][5] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[1]_SB_DFFESR_Q_E Q=instruction_out_partial[1][22] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][21] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][20] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instruction_out_partial[0]_SB_DFFESR_Q_12_D E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][19] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][18] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][17] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][16] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][15] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][14] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][13] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][12] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][11] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][10] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][9] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][8] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][7] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][6] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][5] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[2]_SB_DFFESR_Q_E Q=instruction_out_partial[2][22] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][21] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][20] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instruction_out_partial[0]_SB_DFFESR_Q_12_D E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][19] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][18] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][17] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][16] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][15] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][14] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][13] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][12] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][11] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][10] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][9] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][8] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][7] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][6] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][5] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[3]_SB_DFFESR_Q_E Q=instruction_out_partial[3][22] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][21] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][20] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instruction_out_partial[0]_SB_DFFESR_Q_12_D E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][19] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][18] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][17] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][16] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][15] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_8_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][14] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][13] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][12] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][11] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][10] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][9] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][8] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][7] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][6] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_5_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][5] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_13_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][4] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_3_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][3] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_11_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][2] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_7_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][1] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.0_RDATA_15_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][0] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_9_SB_LUT4_I3_O E=instruction_out_partial[4]_SB_DFFESR_Q_E Q=instruction_out_partial[4][22] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][31] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_8_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][30] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_4_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][29] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_12_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][28] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_2_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][27] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_10_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][26] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_6_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][25] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_14_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][24] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=instr_mem_inst.ram.0.1_RDATA_1_SB_LUT4_I3_O E=valid_instr_SB_LUT4_I2_O Q=instruction_out_partial[5][23] R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:71.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_D E=en_pc_SB_LUT4_I2_O Q=pc[7] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_1_D E=en_pc_SB_LUT4_I2_O Q=pc[6] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=pc[6] I3=pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=pc_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=pc[5]
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_2_D E=en_pc_SB_LUT4_I2_O Q=pc[5] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=pc[5] I3=pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=pc_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=pc[4]
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_3_D E=en_pc_SB_LUT4_I2_O Q=pc[4] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=pc[4] I3=pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=pc_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=pc[3]
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_4_D E=en_pc_SB_LUT4_I2_O Q=pc[3] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=pc[3] I3=pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=pc_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc[1] CO=pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$true I1=pc[2]
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_5_D E=en_pc_SB_LUT4_I2_O Q=pc[2] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$true I2=pc[2] I3=pc[1] O=pc_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=pc_SB_DFFESR_Q_6_D E=en_pc_SB_LUT4_I2_O Q=pc[1] R=clr_pc_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:35.5-40.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pc[1] O=pc_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=pc[7] I3=pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=pc[6]
.attr src "rtl/estu/top/instr_mem.v:41.21-41.27|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=en_shift_fetch_instr[4] Q=valid_instr R=clr_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/top/instr_mem.v:44.5-55.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=valid_instr I3=clr_SB_LUT4_I2_O[1] O=valid_instr_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_2[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_1[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_12[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_11[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_13[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_4[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_5[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_9[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_9[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_8[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_1[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_7[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_14[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_6[0]
1 1
.names en_shift_fetch_instr[4] instr_mem_inst.enb_SB_LUT4_O_I3[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_10[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_14[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_2[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_15[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_12[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_15[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_4[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_7[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_8[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_13[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA[0]
1 1
.names en_shift_fetch_instr[1] fetch_instr_SB_LUT4_I1_O[0]
1 1
.names en_shift_fetch_instr[0] fetch_instr_SB_LUT4_I1_O[1]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.1_RDATA_11[0]
1 1
.names en_pc clr_pc_SB_LUT4_I2_O[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_6[0]
1 1
.names valid_instr clr_SB_LUT4_I2_O[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_5[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_10[0]
1 1
.names instr_mem_inst.ram.0.1_RDATA_3[0] instr_mem_inst.ram.0.0_RDATA_3[0]
1 1
.names valid_instr en_shift_fetch_instr[5]
1 1
.names instr_addr_offset[0] instr_addr[0]
1 1
.names instr_mem_inst.addrb[1] instr_addr[1]
1 1
.names instr_mem_inst.addrb[2] instr_addr[2]
1 1
.names instr_mem_inst.addrb[3] instr_addr[3]
1 1
.names instr_mem_inst.addrb[4] instr_addr[4]
1 1
.names instr_mem_inst.addrb[5] instr_addr[5]
1 1
.names instr_mem_inst.addrb[6] instr_addr[6]
1 1
.names instr_mem_inst.addrb[7] instr_addr[7]
1 1
.names instr_addr_offset[0] instr_mem_inst.addrb[0]
1 1
.names clk instr_mem_inst.clk
1 1
.names $false instr_mem_inst.ena
1 1
.names $true instr_mem_inst.regceb
1 1
.names rst instr_mem_inst.rst
1 1
.names $false instr_mem_inst.wea
1 1
.names instruction_out_partial[5][23] instruction_out_full[0]
1 1
.names instruction_out_partial[5][24] instruction_out_full[1]
1 1
.names instruction_out_partial[5][25] instruction_out_full[2]
1 1
.names instruction_out_partial[5][26] instruction_out_full[3]
1 1
.names instruction_out_partial[5][27] instruction_out_full[4]
1 1
.names instruction_out_partial[5][28] instruction_out_full[5]
1 1
.names instruction_out_partial[5][29] instruction_out_full[6]
1 1
.names instruction_out_partial[5][30] instruction_out_full[7]
1 1
.names instruction_out_partial[5][31] instruction_out_full[8]
1 1
.names instruction_out_partial[4][0] instruction_out_full[9]
1 1
.names instruction_out_partial[4][1] instruction_out_full[10]
1 1
.names instruction_out_partial[4][2] instruction_out_full[11]
1 1
.names instruction_out_partial[4][3] instruction_out_full[12]
1 1
.names instruction_out_partial[4][4] instruction_out_full[13]
1 1
.names instruction_out_partial[4][5] instruction_out_full[14]
1 1
.names instruction_out_partial[4][6] instruction_out_full[15]
1 1
.names instruction_out_partial[4][7] instruction_out_full[16]
1 1
.names instruction_out_partial[4][8] instruction_out_full[17]
1 1
.names instruction_out_partial[4][9] instruction_out_full[18]
1 1
.names instruction_out_partial[4][10] instruction_out_full[19]
1 1
.names instruction_out_partial[4][11] instruction_out_full[20]
1 1
.names instruction_out_partial[4][12] instruction_out_full[21]
1 1
.names instruction_out_partial[4][13] instruction_out_full[22]
1 1
.names instruction_out_partial[4][14] instruction_out_full[23]
1 1
.names instruction_out_partial[4][15] instruction_out_full[24]
1 1
.names instruction_out_partial[4][16] instruction_out_full[25]
1 1
.names instruction_out_partial[4][17] instruction_out_full[26]
1 1
.names instruction_out_partial[4][18] instruction_out_full[27]
1 1
.names instruction_out_partial[4][19] instruction_out_full[28]
1 1
.names instruction_out_partial[4][20] instruction_out_full[29]
1 1
.names instruction_out_partial[4][21] instruction_out_full[30]
1 1
.names instruction_out_partial[4][22] instruction_out_full[31]
1 1
.names instruction_out_partial[4][23] instruction_out_full[32]
1 1
.names instruction_out_partial[4][24] instruction_out_full[33]
1 1
.names instruction_out_partial[4][25] instruction_out_full[34]
1 1
.names instruction_out_partial[4][26] instruction_out_full[35]
1 1
.names instruction_out_partial[4][27] instruction_out_full[36]
1 1
.names instruction_out_partial[4][28] instruction_out_full[37]
1 1
.names instruction_out_partial[4][29] instruction_out_full[38]
1 1
.names instruction_out_partial[4][30] instruction_out_full[39]
1 1
.names instruction_out_partial[4][31] instruction_out_full[40]
1 1
.names instruction_out_partial[3][0] instruction_out_full[41]
1 1
.names instruction_out_partial[3][1] instruction_out_full[42]
1 1
.names instruction_out_partial[3][2] instruction_out_full[43]
1 1
.names instruction_out_partial[3][3] instruction_out_full[44]
1 1
.names instruction_out_partial[3][4] instruction_out_full[45]
1 1
.names instruction_out_partial[3][5] instruction_out_full[46]
1 1
.names instruction_out_partial[3][6] instruction_out_full[47]
1 1
.names instruction_out_partial[3][7] instruction_out_full[48]
1 1
.names instruction_out_partial[3][8] instruction_out_full[49]
1 1
.names instruction_out_partial[3][9] instruction_out_full[50]
1 1
.names instruction_out_partial[3][10] instruction_out_full[51]
1 1
.names instruction_out_partial[3][11] instruction_out_full[52]
1 1
.names instruction_out_partial[3][12] instruction_out_full[53]
1 1
.names instruction_out_partial[3][13] instruction_out_full[54]
1 1
.names instruction_out_partial[3][14] instruction_out_full[55]
1 1
.names instruction_out_partial[3][15] instruction_out_full[56]
1 1
.names instruction_out_partial[3][16] instruction_out_full[57]
1 1
.names instruction_out_partial[3][17] instruction_out_full[58]
1 1
.names instruction_out_partial[3][18] instruction_out_full[59]
1 1
.names instruction_out_partial[3][19] instruction_out_full[60]
1 1
.names instruction_out_partial[3][20] instruction_out_full[61]
1 1
.names instruction_out_partial[3][21] instruction_out_full[62]
1 1
.names instruction_out_partial[3][22] instruction_out_full[63]
1 1
.names instruction_out_partial[3][23] instruction_out_full[64]
1 1
.names instruction_out_partial[3][24] instruction_out_full[65]
1 1
.names instruction_out_partial[3][25] instruction_out_full[66]
1 1
.names instruction_out_partial[3][26] instruction_out_full[67]
1 1
.names instruction_out_partial[3][27] instruction_out_full[68]
1 1
.names instruction_out_partial[3][28] instruction_out_full[69]
1 1
.names instruction_out_partial[3][29] instruction_out_full[70]
1 1
.names instruction_out_partial[3][30] instruction_out_full[71]
1 1
.names instruction_out_partial[3][31] instruction_out_full[72]
1 1
.names instruction_out_partial[2][0] instruction_out_full[73]
1 1
.names instruction_out_partial[2][1] instruction_out_full[74]
1 1
.names instruction_out_partial[2][2] instruction_out_full[75]
1 1
.names instruction_out_partial[2][3] instruction_out_full[76]
1 1
.names instruction_out_partial[2][4] instruction_out_full[77]
1 1
.names instruction_out_partial[2][5] instruction_out_full[78]
1 1
.names instruction_out_partial[2][6] instruction_out_full[79]
1 1
.names instruction_out_partial[2][7] instruction_out_full[80]
1 1
.names instruction_out_partial[2][8] instruction_out_full[81]
1 1
.names instruction_out_partial[2][9] instruction_out_full[82]
1 1
.names instruction_out_partial[2][10] instruction_out_full[83]
1 1
.names instruction_out_partial[2][11] instruction_out_full[84]
1 1
.names instruction_out_partial[2][12] instruction_out_full[85]
1 1
.names instruction_out_partial[2][13] instruction_out_full[86]
1 1
.names instruction_out_partial[2][14] instruction_out_full[87]
1 1
.names instruction_out_partial[2][15] instruction_out_full[88]
1 1
.names instruction_out_partial[2][16] instruction_out_full[89]
1 1
.names instruction_out_partial[2][17] instruction_out_full[90]
1 1
.names instruction_out_partial[2][18] instruction_out_full[91]
1 1
.names instruction_out_partial[2][19] instruction_out_full[92]
1 1
.names instruction_out_partial[2][20] instruction_out_full[93]
1 1
.names instruction_out_partial[2][21] instruction_out_full[94]
1 1
.names instruction_out_partial[2][22] instruction_out_full[95]
1 1
.names instruction_out_partial[2][23] instruction_out_full[96]
1 1
.names instruction_out_partial[2][24] instruction_out_full[97]
1 1
.names instruction_out_partial[2][25] instruction_out_full[98]
1 1
.names instruction_out_partial[2][26] instruction_out_full[99]
1 1
.names instruction_out_partial[2][27] instruction_out_full[100]
1 1
.names instruction_out_partial[2][28] instruction_out_full[101]
1 1
.names instruction_out_partial[2][29] instruction_out_full[102]
1 1
.names instruction_out_partial[2][30] instruction_out_full[103]
1 1
.names instruction_out_partial[2][31] instruction_out_full[104]
1 1
.names instruction_out_partial[1][0] instruction_out_full[105]
1 1
.names instruction_out_partial[1][1] instruction_out_full[106]
1 1
.names instruction_out_partial[1][2] instruction_out_full[107]
1 1
.names instruction_out_partial[1][3] instruction_out_full[108]
1 1
.names instruction_out_partial[1][4] instruction_out_full[109]
1 1
.names instruction_out_partial[1][5] instruction_out_full[110]
1 1
.names instruction_out_partial[1][6] instruction_out_full[111]
1 1
.names instruction_out_partial[1][7] instruction_out_full[112]
1 1
.names instruction_out_partial[1][8] instruction_out_full[113]
1 1
.names instruction_out_partial[1][9] instruction_out_full[114]
1 1
.names instruction_out_partial[1][10] instruction_out_full[115]
1 1
.names instruction_out_partial[1][11] instruction_out_full[116]
1 1
.names instruction_out_partial[1][12] instruction_out_full[117]
1 1
.names instruction_out_partial[1][13] instruction_out_full[118]
1 1
.names instruction_out_partial[1][14] instruction_out_full[119]
1 1
.names instruction_out_partial[1][15] instruction_out_full[120]
1 1
.names instruction_out_partial[1][16] instruction_out_full[121]
1 1
.names instruction_out_partial[1][17] instruction_out_full[122]
1 1
.names instruction_out_partial[1][18] instruction_out_full[123]
1 1
.names instruction_out_partial[1][19] instruction_out_full[124]
1 1
.names instruction_out_partial[1][20] instruction_out_full[125]
1 1
.names instruction_out_partial[1][21] instruction_out_full[126]
1 1
.names instruction_out_partial[1][22] instruction_out_full[127]
1 1
.names instruction_out_partial[1][23] instruction_out_full[128]
1 1
.names instruction_out_partial[1][24] instruction_out_full[129]
1 1
.names instruction_out_partial[1][25] instruction_out_full[130]
1 1
.names instruction_out_partial[1][26] instruction_out_full[131]
1 1
.names instruction_out_partial[1][27] instruction_out_full[132]
1 1
.names instruction_out_partial[1][28] instruction_out_full[133]
1 1
.names instruction_out_partial[1][29] instruction_out_full[134]
1 1
.names instruction_out_partial[1][30] instruction_out_full[135]
1 1
.names instruction_out_partial[1][31] instruction_out_full[136]
1 1
.names instruction_out_partial[0][0] instruction_out_full[137]
1 1
.names instruction_out_partial[0][1] instruction_out_full[138]
1 1
.names instruction_out_partial[0][2] instruction_out_full[139]
1 1
.names instruction_out_partial[0][3] instruction_out_full[140]
1 1
.names instruction_out_partial[0][4] instruction_out_full[141]
1 1
.names instruction_out_partial[0][5] instruction_out_full[142]
1 1
.names instruction_out_partial[0][6] instruction_out_full[143]
1 1
.names instruction_out_partial[0][7] instruction_out_full[144]
1 1
.names instruction_out_partial[0][8] instruction_out_full[145]
1 1
.names instruction_out_partial[0][9] instruction_out_full[146]
1 1
.names instruction_out_partial[0][10] instruction_out_full[147]
1 1
.names instruction_out_partial[0][11] instruction_out_full[148]
1 1
.names instruction_out_partial[0][12] instruction_out_full[149]
1 1
.names instruction_out_partial[0][13] instruction_out_full[150]
1 1
.names instruction_out_partial[0][14] instruction_out_full[151]
1 1
.names instruction_out_partial[0][15] instruction_out_full[152]
1 1
.names instruction_out_partial[0][16] instruction_out_full[153]
1 1
.names instruction_out_partial[0][17] instruction_out_full[154]
1 1
.names instruction_out_partial[0][18] instruction_out_full[155]
1 1
.names instruction_out_partial[0][19] instruction_out_full[156]
1 1
.names instruction_out_partial[0][20] instruction_out_full[157]
1 1
.names instruction_out_partial[0][21] instruction_out_full[158]
1 1
.names instruction_out_partial[0][22] instruction_out_full[159]
1 1
.names instruction_out_partial[0][23] instruction_out_full[160]
1 1
.names instruction_out_partial[0][24] instruction_out_full[161]
1 1
.names instruction_out_partial[0][25] instruction_out_full[162]
1 1
.names instruction_out_partial[0][26] instruction_out_full[163]
1 1
.names instruction_out_partial[0][27] instruction_out_full[164]
1 1
.names instruction_out_partial[0][28] instruction_out_full[165]
1 1
.names instruction_out_partial[0][29] instruction_out_full[166]
1 1
.names instruction_out_partial[0][30] instruction_out_full[167]
1 1
.names instruction_out_partial[0][31] instruction_out_full[168]
1 1
.names $undef instruction_out_partial[5][0]
1 1
.names $undef instruction_out_partial[5][1]
1 1
.names $undef instruction_out_partial[5][2]
1 1
.names $undef instruction_out_partial[5][3]
1 1
.names $undef instruction_out_partial[5][4]
1 1
.names $undef instruction_out_partial[5][5]
1 1
.names $undef instruction_out_partial[5][6]
1 1
.names $undef instruction_out_partial[5][7]
1 1
.names $undef instruction_out_partial[5][8]
1 1
.names $undef instruction_out_partial[5][9]
1 1
.names $undef instruction_out_partial[5][10]
1 1
.names $undef instruction_out_partial[5][11]
1 1
.names $undef instruction_out_partial[5][12]
1 1
.names $undef instruction_out_partial[5][13]
1 1
.names $undef instruction_out_partial[5][14]
1 1
.names $undef instruction_out_partial[5][15]
1 1
.names $undef instruction_out_partial[5][16]
1 1
.names $undef instruction_out_partial[5][17]
1 1
.names $undef instruction_out_partial[5][18]
1 1
.names $undef instruction_out_partial[5][19]
1 1
.names $undef instruction_out_partial[5][20]
1 1
.names $undef instruction_out_partial[5][21]
1 1
.names $undef instruction_out_partial[5][22]
1 1
.names $false pc[0]
1 1
.names $false pc_nxt[0]
1 1
.names instr_mem_inst.enb ren_instr
1 1
.end

.model $paramod$87ac054b2af22bf8d0946e8bf7d2a04e66c8bdbb\mmu
.inputs clk rst clr en en_rd_addr_gen mode[0] mode[1] mode[2] mode[3] mode[4] num_input_neurons[0] num_input_neurons[1] num_input_neurons[2] num_input_neurons[3] num_input_neurons[4] num_input_neurons[5] num_input_neurons[6] num_input_neurons[7] num_input_neurons[8] num_input_neurons[9] num_input_neurons[10] num_output_neurons[0] num_output_neurons[1] num_output_neurons[2] num_output_neurons[3] num_output_neurons[4] num_output_neurons[5] num_output_neurons[6] num_output_neurons[7] num_output_neurons[8] num_output_neurons[9] r_baddr1[0] r_baddr1[1] r_baddr1[2] r_baddr1[3] r_baddr1[4] r_baddr1[5] r_baddr1[6] r_baddr1[7] r_baddr1[8] r_baddr1[9] r_baddr1[10] r_baddr1[11] r_baddr1[12] r_baddr1[13] r_baddr2[0] r_baddr2[1] r_baddr2[2] r_baddr2[3] r_baddr2[4] r_baddr2[5] r_baddr2[6] r_baddr2[7] r_baddr2[8] r_baddr2[9] r_baddr2[10] r_baddr2[11] r_baddr2[12] r_baddr2[13] wr_baddr1[0] wr_baddr1[1] wr_baddr1[2] wr_baddr1[3] wr_baddr1[4] wr_baddr1[5] wr_baddr1[6] wr_baddr1[7] wr_baddr1[8] wr_baddr1[9] wr_baddr1[10] wr_baddr1[11] wr_baddr1[12] wr_baddr1[13] wr_baddr2[0] wr_baddr2[1] wr_baddr2[2] wr_baddr2[3] wr_baddr2[4] wr_baddr2[5] wr_baddr2[6] wr_baddr2[7] wr_baddr2[8] wr_baddr2[9] wr_baddr2[10] wr_baddr2[11] wr_baddr2[12] wr_baddr2[13] w_en[0] w_en[1] w_en[2] w_en[3] use_v use_stack addr_offset_ext[0] addr_offset_ext[1] addr_offset_ext[2] addr_offset_ext[3] addr_offset_ext[4] addr_offset_ext[5] addr_offset_ext[6] ext_offset_stack[0] ext_offset_stack[1] ext_offset_stack[2] ext_offset_stack[3] ext_offset_stack[4] ext_offset_stack[5] raddr_sel[0] raddr_sel[1] raddr_sel[2] raddr_sel[3] spike_out[0] spike_out[1] sum_spikes[0] sum_spikes[1] sum_spikes[2] sum_spikes[3] sum_spikes[4] sum_spikes[5] sum_spikes[6] sum_spikes[7] sum_spikes[8] sum_spikes[9] sum_spikes[10] sum_spikes[11] sum_spikes[12] sum_spikes[13] sum_spikes[14] sum_spikes[15] data_int[0] data_int[1] data_int[2] data_int[3] data_int[4] data_int[5] data_int[6] data_int[7] valid_result v_gen_id k_gen_id stack_wbaddr[0] stack_wbaddr[1] stack_wbaddr[2] stack_wbaddr[3] stack_wbaddr[4] stack_wbaddr[5] stack_wbaddr[6] stack_wbaddr[7] stack_wbaddr[8] stack_wbaddr[9] stack_wbaddr[10] stack_wbaddr[11] stack_rbaddr[0] stack_rbaddr[1] stack_rbaddr[2] stack_rbaddr[3] stack_rbaddr[4] stack_rbaddr[5] stack_rbaddr[6] stack_rbaddr[7] stack_rbaddr[8] stack_rbaddr[9] stack_rbaddr[10] stack_rbaddr[11] group_in_spikes[0] group_in_spikes[1] group_in_spikes[2] group_in_spikes[3] spike_in r_en_ext load_push_stack stream_out first_timestep valid_op_datapath data_out_intmem1[0] data_out_intmem1[1] data_out_intmem1[2] data_out_intmem1[3] data_out_intmem1[4] data_out_intmem1[5] data_out_intmem1[6] data_out_intmem1[7] data_out_intmem1[8] data_out_intmem1[9] data_out_intmem1[10] data_out_intmem1[11] data_out_intmem1[12] data_out_intmem1[13] data_out_intmem1[14] data_out_intmem1[15] data_out_intmem2[0] data_out_intmem2[1] data_out_intmem2[2] data_out_intmem2[3] data_out_intmem2[4] data_out_intmem2[5] data_out_intmem2[6] data_out_intmem2[7] data_out_intmem2[8] data_out_intmem2[9] data_out_intmem2[10] data_out_intmem2[11] data_out_intmem2[12] data_out_intmem2[13] data_out_intmem2[14] data_out_intmem2[15] load_stack_wentries_en en_wr_stack valid_data_ext end_inference clr_valid_ll_ext last_layer valid_instr i_wren_spike_ext i_spike_ext[0] i_spike_ext[1] i_spike_ext[2] i_spike_ext[3] i_logic_addr_ext[0] i_logic_addr_ext[1] i_logic_addr_ext[2] i_logic_addr_ext[3] i_logic_addr_ext[4] i_logic_addr_ext[5] i_logic_addr_ext[6] i_logic_addr_ext[7] i_logic_addr_ext[8] i_logic_addr_ext[9] i_load_input_stack_entries
.outputs raddr_spike_mem1[0] raddr_spike_mem1[1] raddr_spike_mem1[2] raddr_spike_mem1[3] raddr_spike_mem1[4] raddr_spike_mem1[5] raddr_spike_mem1[6] raddr_spike_mem1[7] raddr_spike_mem1[8] raddr_spike_mem1[9] raddr_spike_mem1[10] raddr_spike_mem1[11] raddr_spike_mem2[0] raddr_spike_mem2[1] raddr_spike_mem2[2] raddr_spike_mem2[3] raddr_spike_mem2[4] raddr_spike_mem2[5] raddr_spike_mem2[6] raddr_spike_mem2[7] raddr_spike_mem2[8] raddr_spike_mem2[9] raddr_spike_mem2[10] raddr_spike_mem2[11] wr_addr_bram1[0] wr_addr_bram1[1] wr_addr_bram1[2] wr_addr_bram1[3] wr_addr_bram1[4] wr_addr_bram1[5] wr_addr_bram1[6] wr_addr_bram1[7] wr_addr_bram1[8] wr_addr_bram1[9] wr_addr_bram1[10] wr_addr_bram1[11] wr_addr_bram2[0] wr_addr_bram2[1] wr_addr_bram2[2] wr_addr_bram2[3] wr_addr_bram2[4] wr_addr_bram2[5] wr_addr_bram2[6] wr_addr_bram2[7] wr_addr_bram2[8] wr_addr_bram2[9] wr_addr_bram2[10] wr_addr_bram2[11] raddr_spram1[0] raddr_spram1[1] raddr_spram1[2] raddr_spram1[3] raddr_spram1[4] raddr_spram1[5] raddr_spram1[6] raddr_spram1[7] raddr_spram1[8] raddr_spram1[9] raddr_spram1[10] raddr_spram1[11] raddr_spram1[12] raddr_spram1[13] raddr_spram2[0] raddr_spram2[1] raddr_spram2[2] raddr_spram2[3] raddr_spram2[4] raddr_spram2[5] raddr_spram2[6] raddr_spram2[7] raddr_spram2[8] raddr_spram2[9] raddr_spram2[10] raddr_spram2[11] raddr_spram2[12] raddr_spram2[13] wr_addr_spram1[0] wr_addr_spram1[1] wr_addr_spram1[2] wr_addr_spram1[3] wr_addr_spram1[4] wr_addr_spram1[5] wr_addr_spram1[6] wr_addr_spram1[7] wr_addr_spram1[8] wr_addr_spram1[9] wr_addr_spram1[10] wr_addr_spram1[11] wr_addr_spram1[12] wr_addr_spram1[13] wr_addr_spram2[0] wr_addr_spram2[1] wr_addr_spram2[2] wr_addr_spram2[3] wr_addr_spram2[4] wr_addr_spram2[5] wr_addr_spram2[6] wr_addr_spram2[7] wr_addr_spram2[8] wr_addr_spram2[9] wr_addr_spram2[10] wr_addr_spram2[11] wr_addr_spram2[12] wr_addr_spram2[13] valid_read_op valid_read_data valid_addr_stack_sig data_in_bram1[0] data_in_bram1[1] data_in_bram1[2] data_in_bram1[3] data_in_bram2[0] data_in_bram2[1] data_in_bram2[2] data_in_bram2[3] data_in_spram1[0] data_in_spram1[1] data_in_spram1[2] data_in_spram1[3] data_in_spram1[4] data_in_spram1[5] data_in_spram1[6] data_in_spram1[7] data_in_spram1[8] data_in_spram1[9] data_in_spram1[10] data_in_spram1[11] data_in_spram1[12] data_in_spram1[13] data_in_spram1[14] data_in_spram1[15] data_in_spram2[0] data_in_spram2[1] data_in_spram2[2] data_in_spram2[3] data_in_spram2[4] data_in_spram2[5] data_in_spram2[6] data_in_spram2[7] data_in_spram2[8] data_in_spram2[9] data_in_spram2[10] data_in_spram2[11] data_in_spram2[12] data_in_spram2[13] data_in_spram2[14] data_in_spram2[15] wren_bram1 wren_bram2 wren_spram1 wren_spram2 timestep[0] timestep[1] timestep[2] timestep[3] timestep[4] timestep[5] timestep[6] timestep[7] matmul_ss_id empty wr_addr_cnt[0] wr_addr_cnt[1] wr_addr_cnt[2] wr_addr_cnt[3] wr_addr_cnt[4] wr_addr_cnt[5] wr_addr_cnt[6] wr_addr_cnt[7] wr_addr_cnt[8] wr_addr_cnt[9] valid_last_layer_output output_last_layer[0] output_last_layer[1] output_last_layer[2] output_last_layer[3] output_last_layer[4] output_last_layer[5] output_last_layer[6] output_last_layer[7] output_last_layer[8] output_last_layer[9] output_last_layer[10] output_last_layer[11] output_last_layer[12]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=clr I3=rst O=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=valid_instr I2=last_layer I3=clr_valid_ll_ext O=clr_valid_ll_ext_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=rst I3=clr_valid_ll_ext_SB_LUT4_I3_O[1] O=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=last_layer_SB_LUT4_I2_O[1] I3=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_controller_inst.s2p_instance_bram.data_out[3] I3=data_in_bram1_SB_LUT4_O_I3[2] O=data_in_bram1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=v_gen_id I1=wr_controller_inst.s2p_instance_bram.data_out[0] I2=data_in_bram1_SB_LUT4_O_1_I2[2] I3=data_in_bram1_SB_LUT4_O_1_I2[3] O=data_in_bram1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111001000100
.gate SB_LUT4 I0=spike_in I1=group_in_spikes[0] I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr[2] O=data_in_bram1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr[2] O=data_in_bram1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_controller_inst.s2p_instance_bram.data_out[2] I3=data_in_bram1_SB_LUT4_O_2_I3[2] O=data_in_bram1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=spike_in I1=group_in_spikes[2] I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr[2] O=data_in_bram1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100111111
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_controller_inst.s2p_instance_bram.data_out[1] I3=data_in_bram1_SB_LUT4_O_3_I3[2] O=data_in_bram1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=spike_in I1=group_in_spikes[1] I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr[2] O=data_in_bram1_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001101011111
.gate SB_LUT4 I0=$false I1=spike_in I2=group_in_spikes[3] I3=data_in_bram1_SB_LUT4_O_1_I2[2] O=data_in_bram1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=sum_spikes[9] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_I3[2] O=data_in_spram1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=sum_spikes[8] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_1_I3[2] O=data_in_spram1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=sum_spikes[14] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_10_I3[2] O=data_in_spram1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[6] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][6] O=data_in_spram1_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[13] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_11_I3[2] O=data_in_spram1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[5] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][5] O=data_in_spram1_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[12] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_12_I3[2] O=data_in_spram1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[4] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][4] O=data_in_spram1_SB_LUT4_O_12_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[11] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_13_I3[2] O=data_in_spram1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[3] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][3] O=data_in_spram1_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[10] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_14_I3[2] O=data_in_spram1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[2] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][2] O=data_in_spram1_SB_LUT4_O_14_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[0] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_15_I3[2] O=data_in_spram1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[0] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][0] O=data_in_spram1_SB_LUT4_O_15_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=data_int[0] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][0] O=data_in_spram1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[7] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_2_I3[2] O=data_in_spram1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[7] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][7] O=data_in_spram1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[6] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_3_I3[2] O=data_in_spram1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[6] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][6] O=data_in_spram1_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[5] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_4_I3[2] O=data_in_spram1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[5] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][5] O=data_in_spram1_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[4] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_5_I3[2] O=data_in_spram1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[4] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][4] O=data_in_spram1_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[3] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_6_I3[2] O=data_in_spram1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[3] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][3] O=data_in_spram1_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[2] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_7_I3[2] O=data_in_spram1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[2] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][2] O=data_in_spram1_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[1] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_8_I3[2] O=data_in_spram1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[1] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[1][1] O=data_in_spram1_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=sum_spikes[15] I2=mode[2] I3=data_in_spram1_SB_LUT4_O_9_I3[2] O=data_in_spram1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[7] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][7] O=data_in_spram1_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=data_int[1] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[0][1] O=data_in_spram1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_LUT4 I0=$false I1=sum_spikes[9] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_I3[2] O=data_in_spram2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=sum_spikes[8] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_1_I3[2] O=data_in_spram2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=sum_spikes[14] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_10_I3[2] O=data_in_spram2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[6] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][6] O=data_in_spram2_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[13] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_11_I3[2] O=data_in_spram2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[5] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][5] O=data_in_spram2_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[12] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_12_I3[2] O=data_in_spram2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[4] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][4] O=data_in_spram2_SB_LUT4_O_12_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[11] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_13_I3[2] O=data_in_spram2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[3] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][3] O=data_in_spram2_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[10] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_14_I3[2] O=data_in_spram2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[2] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][2] O=data_in_spram2_SB_LUT4_O_14_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[0] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_15_I3[2] O=data_in_spram2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[0] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][0] O=data_in_spram2_SB_LUT4_O_15_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=data_int[0] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][0] O=data_in_spram2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=$false I1=sum_spikes[7] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_2_I3[2] O=data_in_spram2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[7] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][7] O=data_in_spram2_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[6] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_3_I3[2] O=data_in_spram2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[6] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][6] O=data_in_spram2_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[5] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_4_I3[2] O=data_in_spram2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[5] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][5] O=data_in_spram2_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[4] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_5_I3[2] O=data_in_spram2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[4] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][4] O=data_in_spram2_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[3] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_6_I3[2] O=data_in_spram2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[3] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][3] O=data_in_spram2_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[2] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_7_I3[2] O=data_in_spram2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[2] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][2] O=data_in_spram2_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[1] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_8_I3[2] O=data_in_spram2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[1] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[3][1] O=data_in_spram2_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110010000000
.gate SB_LUT4 I0=$false I1=sum_spikes[15] I2=mode[2] I3=data_in_spram2_SB_LUT4_O_9_I3[2] O=data_in_spram2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=data_int[7] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][7] O=data_in_spram2_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_LUT4 I0=data_int[1] I1=wr_addr_gen_inst.cnt_mm_ss[1] I2=wr_addr_gen_inst.cnt_mm_ss[0] I3=wr_controller_inst.data_int_reg[2][1] O=data_in_spram2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000001000
.gate SB_DFFSR C=clk D=stream_out_SB_LUT4_I2_O[3] Q=done_stack_reg R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:215.5-221.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=use_v I2=done_stack_reg I3=stream_out_SB_LUT4_I2_O[3] O=valid_read_data_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1 I2=empty_SB_LUT4_O_I2[1] I3=empty_SB_LUT4_O_I2[2] O=empty
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_CARRY CI=empty_SB_LUT4_O_I1 CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[0] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[2] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[3] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[4] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.curr_wentries[5] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[6] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[6] I2=stack_rbaddr[6] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[5] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I1=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[5] I2=stack_rbaddr[5] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[4] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[3] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[4] I2=stack_rbaddr[4] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=stack_bram_inst.offset_v[4] I1=stack_rbaddr[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[5] I1=stack_rbaddr[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[3] I1=stack_rbaddr[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[4] I2=stack_bram_inst.stream_cnt[4] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[3] I2=stack_rbaddr[3] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[2] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[2] I2=stack_rbaddr[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[2] I1=stack_rbaddr[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[0] I2=stack_rbaddr[0] I3=$false O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[0] I2=stack_bram_inst.stream_cnt[0] I3=$false O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D[1] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[1] I2=stack_rbaddr[1] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[1] I1=stack_rbaddr[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[0] I1=stack_rbaddr[0]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[1] I2=stack_bram_inst.stream_cnt[1] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[0] I1=stack_bram_inst.stream_cnt[0]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[0] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] I3=empty_SB_LUT4_O_I1 O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=$false O=empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[9] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[9] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[8] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.curr_wentries[7] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.curr_wentries[6] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[7] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[8] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001001111000
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O Q=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[7] I2=stack_rbaddr[7] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[7] I2=stack_bram_inst.stream_cnt[7] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101011110000
.gate SB_LUT4 I0=v_gen_id I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=stack_bram_inst.offset_v[11] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001101101100
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[11] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[9] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[9] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[10] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[10] O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D_SB_LUT4_O_I3 CO=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I3 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:124.54-124.147|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=load_stack_wentries_en_SB_LUT4_I2_O[0] O=empty_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=use_v I2=empty_SB_LUT4_O_I2[1] I3=empty_SB_LUT4_O_I2[2] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[0] I2=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=empty_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[0] I2=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=empty_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=stack_bram_inst.rd_active_entries[7] I1=stack_bram_inst.rd_active_entries[6] I2=stack_bram_inst.rd_active_entries[5] I3=stack_bram_inst.rd_active_entries[4] O=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[2] I2=stack_bram_inst.rd_active_entries[1] I3=empty_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=empty_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[9] I2=stack_bram_inst.rd_active_entries[8] I3=stack_bram_inst.rd_active_entries[3] O=empty_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=num_output_neurons[5] I1=en I2=wr_addr_gen_inst.gen_cnt[5] I3=en_SB_LUT4_I1_I3[3] O=en_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000100
.gate SB_LUT4 I0=$false I1=$false I2=num_output_neurons[7] I3=wr_addr_gen_inst.gen_cnt[7] O=en_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=num_output_neurons[6] I1=num_output_neurons[3] I2=wr_addr_gen_inst.gen_cnt[6] I3=wr_addr_gen_inst.gen_cnt[3] O=en_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=num_output_neurons[9] I1=num_output_neurons[6] I2=wr_addr_gen_inst.gen_cnt[9] I3=wr_addr_gen_inst.gen_cnt[6] O=en_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110101
.gate SB_LUT4 I0=num_output_neurons[8] I1=wr_addr_gen_inst.gen_cnt[8] I2=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2] I3=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3] O=en_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_LUT4 I0=$false I1=$false I2=num_output_neurons[9] I3=wr_addr_gen_inst.gen_cnt[9] O=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=num_output_neurons[4] I1=wr_addr_gen_inst.gen_cnt[4] I2=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2] I3=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3] O=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$false I2=num_output_neurons[7] I3=wr_addr_gen_inst.gen_cnt[7] O=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=num_output_neurons[3] I3=wr_addr_gen_inst.gen_cnt[3] O=en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mode[0] I2=en I3=matmul_ss_id_SB_LUT4_O_I3[2] O=en_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_CARRY CI=$false CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=en_SB_LUT4_I2_O[1] I1=read_addr_gen_inst.cnt_addr_gen.cnt[0]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=en_rd_addr_gen I3=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=en_rd_addr_gen_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=mode[4] I2=en_rd_addr_gen I3=clr_SB_LUT4_I2_O[2] O=read_addr_gen_inst.en_sum_si_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=en_wr_stack I3=use_stack O=en_wr_stack_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=en_wr_stack_SB_LUT4_I2_O[3] I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_I3[1] O=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=wr_controller_inst.s2p_instance_bram.data_out[2] I1=wr_controller_inst.s2p_instance_bram.data_out[1] I2=wr_controller_inst.s2p_instance_bram.data_out[0] I3=data_in_bram1[3] O=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=spike_in I2=data_in_bram1_SB_LUT4_O_1_I2[2] I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=group_in_spikes[3] I1=group_in_spikes[2] I2=group_in_spikes[1] I3=group_in_spikes[0] O=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=i_load_input_stack_entries I1=valid_op_datapath I2=v_gen_id I3=en_wr_stack_SB_LUT4_I2_O[3] O=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100010001
.gate SB_LUT4 I0=$false I1=$false I2=end_inference I3=rst O=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=i_spike_ext[0] I1=i_wren_spike_ext I2=i_spike_ext_SB_LUT4_I1_O[2] I3=i_spike_ext_SB_LUT4_I1_O[3] O=i_spike_ext_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111110001100
.gate SB_LUT4 I0=$false I1=i_spike_ext[3] I2=i_spike_ext[2] I3=i_spike_ext[1] O=i_spike_ext_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=v_gen_id I1=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=wren_bram1_SB_LUT4_I2_O[3] I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=i_spike_ext_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100001000
.gate SB_LUT4 I0=$false I1=valid_instr I2=last_layer I3=rst O=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=valid_instr I2=last_layer I3=valid_result O=last_layer_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=load_stack_wentries_en I3=use_v O=load_stack_wentries_en_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mode[0] I2=en I3=matmul_ss_id_SB_LUT4_O_I3[2] O=matmul_ss_id
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=mode[4] I1=mode[3] I2=mode[2] I3=mode[1] O=matmul_ss_id_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[1] I3=raddr_spike_mem1_SB_LUT4_O_I3[2] O=raddr_spike_mem1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[2] I3=raddr_spike_mem1_SB_LUT4_O_1_I3[2] O=raddr_spike_mem1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[11] I3=raddr_spike_mem1_SB_LUT4_O_10_I3[2] O=raddr_spike_mem1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spike_mem1_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[0] I3=raddr_spike_mem1_SB_LUT4_O_11_I3[2] O=raddr_spike_mem1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[3] I3=raddr_spike_mem1_SB_LUT4_O_2_I3[2] O=raddr_spike_mem1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[4] I3=raddr_spike_mem1_SB_LUT4_O_3_I3[2] O=raddr_spike_mem1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[5] I3=raddr_spike_mem1_SB_LUT4_O_4_I3[2] O=raddr_spike_mem1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[6] I3=raddr_spike_mem1_SB_LUT4_O_5_I3[2] O=raddr_spike_mem1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[7] I3=raddr_spike_mem1_SB_LUT4_O_6_I3[2] O=raddr_spike_mem1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[8] I3=raddr_spike_mem1_SB_LUT4_O_7_I3[2] O=raddr_spike_mem1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[9] I3=raddr_spike_mem1_SB_LUT4_O_8_I3[2] O=raddr_spike_mem1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram1[10] I3=raddr_spike_mem1_SB_LUT4_O_9_I3[2] O=raddr_spike_mem1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spike_mem1_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=raddr_sel[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[1] I3=raddr_spike_mem2_SB_LUT4_O_I3[2] O=raddr_spike_mem2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[2] I3=raddr_spike_mem2_SB_LUT4_O_1_I3[2] O=raddr_spike_mem2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[11] I3=raddr_spike_mem2_SB_LUT4_O_10_I3[2] O=raddr_spike_mem2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spike_mem2_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[0] I3=raddr_spike_mem2_SB_LUT4_O_11_I3[2] O=raddr_spike_mem2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[3] I3=raddr_spike_mem2_SB_LUT4_O_2_I3[2] O=raddr_spike_mem2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[4] I3=raddr_spike_mem2_SB_LUT4_O_3_I3[2] O=raddr_spike_mem2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[5] I3=raddr_spike_mem2_SB_LUT4_O_4_I3[2] O=raddr_spike_mem2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[6] I3=raddr_spike_mem2_SB_LUT4_O_5_I3[2] O=raddr_spike_mem2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[7] I3=raddr_spike_mem2_SB_LUT4_O_6_I3[2] O=raddr_spike_mem2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[8] I3=raddr_spike_mem2_SB_LUT4_O_7_I3[2] O=raddr_spike_mem2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[9] I3=raddr_spike_mem2_SB_LUT4_O_8_I3[2] O=raddr_spike_mem2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2[10] I3=raddr_spike_mem2_SB_LUT4_O_9_I3[2] O=raddr_spike_mem2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spike_mem2_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=raddr_sel[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spike_mem2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[1] I3=raddr_spram1_SB_LUT4_O_I3[2] O=raddr_spram1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[2] I3=raddr_spram1_SB_LUT4_O_1_I3[2] O=raddr_spram1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[11] I3=raddr_spram1_SB_LUT4_O_10_I3[2] O=raddr_spram1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram1_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_spram1[12] I3=raddr_spram1_SB_LUT4_O_11_I3[2] O=raddr_spram1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram1_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=matmul_ss_id I1=wr_addr_spram1[13] I2=raddr_spram1_SB_LUT4_O_12_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2[3] O=raddr_spram1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$false I2=raddr_sel[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1] O=raddr_spram1_SB_LUT4_O_12_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=raddr_sel[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[1] O=raddr_spram1_SB_LUT4_O_12_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=r_baddr2[13] I1=read_addr_gen_inst.offset[13] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr2[12] I3=read_addr_gen_inst.offset[12] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=r_baddr2[1] I1=read_addr_gen_inst.offset[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[0] I1=read_addr_gen_inst.offset[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[2] I1=read_addr_gen_inst.offset[2] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[1] I1=read_addr_gen_inst.offset[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[3] I1=read_addr_gen_inst.offset[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[2] I1=read_addr_gen_inst.offset[2] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[4] I1=read_addr_gen_inst.offset[4] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[3] I1=read_addr_gen_inst.offset[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[5] I1=read_addr_gen_inst.offset[5] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[4] I1=read_addr_gen_inst.offset[4] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[4] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[6] I1=read_addr_gen_inst.offset[6] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[5] I1=read_addr_gen_inst.offset[5] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[5] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[7] I1=read_addr_gen_inst.offset[7] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[6] I1=read_addr_gen_inst.offset[6] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[6] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[8] I1=read_addr_gen_inst.offset[8] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[7] I1=read_addr_gen_inst.offset[7] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[7] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[9] I1=read_addr_gen_inst.offset[9] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001100110010110
.gate SB_LUT4 I0=r_baddr2[8] I1=read_addr_gen_inst.offset[8] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[8] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_baddr2[10] I1=mode[4] I2=read_addr_gen_inst.offset[10] I3=read_addr_gen_inst.cnt_sum_si[10] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001011010
.gate SB_LUT4 I0=r_baddr2[9] I1=read_addr_gen_inst.offset[9] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101000
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[9] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mode[4] I1=valid_addr_stack_sig_SB_LUT4_I3_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=valid_addr_stack_sig_SB_LUT4_I3_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr2[11] I3=read_addr_gen_inst.offset[11] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=r_baddr2[10] I1=mode[4] I2=read_addr_gen_inst.offset[10] I3=read_addr_gen_inst.cnt_sum_si[10] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110100010100000
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr2[12] I3=read_addr_gen_inst.offset[12] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr2[11] I3=read_addr_gen_inst.offset[11] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr1[13] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=r_baddr1[12]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=r_baddr1[11]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=r_baddr1[10]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[9]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[8]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[7]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[6]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[5]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[4]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[3]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[2]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=r_baddr1[1]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] I1=r_baddr1[0]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] I2=r_baddr1[0] I3=matmul_ss_id O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111000011
.gate SB_LUT4 I0=r_baddr2[0] I1=read_addr_gen_inst.offset[0] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011001101001
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[0] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=$false O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[2] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[3] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[4] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[5] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[6] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[7] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[8] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=r_baddr1[9] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001011
.gate SB_LUT4 I0=$false I1=valid_addr_stack_sig_SB_LUT4_I3_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=valid_addr_stack_sig_SB_LUT4_I3_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=matmul_ss_id I1=$false I2=r_baddr1[10] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101000001111
.gate SB_LUT4 I0=matmul_ss_id I1=$false I2=r_baddr1[11] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101000001111
.gate SB_LUT4 I0=$false I1=$false I2=r_baddr1[12] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:92.48-92.79|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[0] I3=raddr_spram1_SB_LUT4_O_13_I3[2] O=raddr_spram1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[3] I3=raddr_spram1_SB_LUT4_O_2_I3[2] O=raddr_spram1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[4] I3=raddr_spram1_SB_LUT4_O_3_I3[2] O=raddr_spram1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[5] I3=raddr_spram1_SB_LUT4_O_4_I3[2] O=raddr_spram1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[6] I3=raddr_spram1_SB_LUT4_O_5_I3[2] O=raddr_spram1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[7] I3=raddr_spram1_SB_LUT4_O_6_I3[2] O=raddr_spram1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[8] I3=raddr_spram1_SB_LUT4_O_7_I3[2] O=raddr_spram1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[9] I3=raddr_spram1_SB_LUT4_O_8_I3[2] O=raddr_spram1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram1[10] I3=raddr_spram1_SB_LUT4_O_9_I3[2] O=raddr_spram1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram1_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=raddr_sel[2] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[1] I3=raddr_spram2_SB_LUT4_O_I3[2] O=raddr_spram2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[2] I3=raddr_spram2_SB_LUT4_O_1_I3[2] O=raddr_spram2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[11] I3=raddr_spram2_SB_LUT4_O_10_I3[2] O=raddr_spram2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram2_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_spram2[12] I3=raddr_spram2_SB_LUT4_O_11_I3[2] O=raddr_spram2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram2_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=matmul_ss_id I1=wr_addr_spram2[13] I2=raddr_spram2_SB_LUT4_O_12_I2[2] I3=raddr_spram2_SB_LUT4_O_12_I2[3] O=raddr_spram2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$false I2=raddr_sel[3] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1] O=raddr_spram2_SB_LUT4_O_12_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=raddr_sel[3] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[1] O=raddr_spram2_SB_LUT4_O_12_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[0] I3=raddr_spram2_SB_LUT4_O_13_I3[2] O=raddr_spram2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[3] I3=raddr_spram2_SB_LUT4_O_2_I3[2] O=raddr_spram2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[4] I3=raddr_spram2_SB_LUT4_O_3_I3[2] O=raddr_spram2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[5] I3=raddr_spram2_SB_LUT4_O_4_I3[2] O=raddr_spram2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[6] I3=raddr_spram2_SB_LUT4_O_5_I3[2] O=raddr_spram2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[7] I3=raddr_spram2_SB_LUT4_O_6_I3[2] O=raddr_spram2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_6_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[8] I3=raddr_spram2_SB_LUT4_O_7_I3[2] O=raddr_spram2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[9] I3=raddr_spram2_SB_LUT4_O_8_I3[2] O=raddr_spram2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_8_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=wr_addr_bram2[10] I3=raddr_spram2_SB_LUT4_O_9_I3[2] O=raddr_spram2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=raddr_spram2_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=raddr_sel[3] I2=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I3=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] O=raddr_spram2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[11] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D[2] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[10] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[2] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[1] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001001000
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[1] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[1]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=matmul_ss_id I1=read_addr_gen_inst.cnt_addr_gen.cnt[2]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=matmul_ss_id I2=read_addr_gen_inst.cnt_addr_gen.cnt[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[3] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_input_neurons[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr[2] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_input_neurons[0] I2=wr_addr_gen_inst.v_ptr[2] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[0] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[0] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[0] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[0] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001001000
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=en_SB_LUT4_I2_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt[0] I3=$false O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_input_neurons[10] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_I2 I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D[2] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000011
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_I2 I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[11]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=num_input_neurons[9] I1=matmul_ss_id I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[0] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000100000000
.gate SB_LUT4 I0=$false I1=$false I2=num_input_neurons[3] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=num_input_neurons[7] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=num_input_neurons[8] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[1] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[10] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[10]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[11] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[10] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[9]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[0] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[9] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[0] I1=$false I2=wr_addr_gen_inst.v_ptr[9] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101010100101
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[8]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI I0=$false I1=wr_addr_gen_inst.v_ptr[7]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[8] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001001000
.gate SB_LUT4 I0=$false I1=num_input_neurons[6] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[8] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[9] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[8]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[7]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O[1] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[8] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[7] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[6] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[0] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[5] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[0] I1=$false I2=wr_addr_gen_inst.v_ptr[5] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101010100101
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3 CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CI_CO I0=$false I1=wr_addr_gen_inst.v_ptr[5]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CI_CO CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=wr_addr_gen_inst.v_ptr[6]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[4]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr[2] CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI I0=$false I1=wr_addr_gen_inst.v_ptr[3]
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[4] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000110000100
.gate SB_LUT4 I0=$false I1=num_input_neurons[2] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[4] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[5] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[5]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[6]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[6] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt[7] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_input_neurons[4] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[6] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3_SB_CARRY_CI_CO O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_input_neurons[5] I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1] I3=matmul_ss_id O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[7] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:128.58-128.68|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[4]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=read_addr_gen_inst.cnt_addr_gen.cnt[3]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:26.18-26.28|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[4] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[3] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] E=en_rd_addr_gen_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_addr_gen.cnt[2] R=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/cnt.v:19.1-24.4|rtl/estu/mmu/read_addr_gen.v:43.7-53.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[10] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_1_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[9] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_10_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=read_addr_gen_inst.cnt_sum_si[0] O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[9] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[8]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_2_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[8] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[8] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[7]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_3_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[7] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[6]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_4_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[6] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[5]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_5_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[5] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[4]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_6_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[4] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[3]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_7_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[3] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[2]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_8_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[2] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si[0] CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[1]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_9_D E=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O Q=read_addr_gen_inst.cnt_sum_si[1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:79.5-84.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[1] I3=read_addr_gen_inst.cnt_sum_si[0] O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_sum_si[10] I3=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.cnt_sum_si_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=read_addr_gen_inst.cnt_sum_si[9]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:85.29-85.43|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.en_sum_si_SB_DFFESR_Q_D E=read_addr_gen_inst.en_sum_si_SB_DFFESR_Q_E Q=read_addr_gen_inst.en_sum_si R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:72.5-77.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.en_sum_si I3=clr_SB_LUT4_I2_O[2] O=read_addr_gen_inst.en_sum_si_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=read_addr_gen_inst.en_sum_si O=read_addr_gen_inst.en_sum_si_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[13] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_1_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[12] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_10_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[3] I2=read_addr_gen_inst.offset[3] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=addr_offset_ext[2] I1=read_addr_gen_inst.offset[2]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_11_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[2] I2=read_addr_gen_inst.offset[2] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=addr_offset_ext[1] I1=read_addr_gen_inst.offset[1]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_12_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[1] I2=read_addr_gen_inst.offset[1] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=read_addr_gen_inst.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=addr_offset_ext[0] I1=read_addr_gen_inst.offset[0]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_13_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[0] I2=read_addr_gen_inst.offset[0] I3=$false O=read_addr_gen_inst.offset_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[12] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[11]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_2_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[11] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[11] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[10]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_3_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[10] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[10] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[9]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_4_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[9] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[9] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[8]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_5_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[8] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[8] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[7]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_6_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[7] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[6]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_7_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[6] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=addr_offset_ext[5] I1=read_addr_gen_inst.offset[5]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_8_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[5] I2=read_addr_gen_inst.offset[5] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=addr_offset_ext[4] I1=read_addr_gen_inst.offset[4]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=read_addr_gen_inst.offset_SB_DFFESR_Q_9_D E=valid_read_data_SB_LUT4_I3_O Q=read_addr_gen_inst.offset[4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:60.5-65.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[4] I2=read_addr_gen_inst.offset[4] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=addr_offset_ext[3] I1=read_addr_gen_inst.offset[3]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=addr_offset_ext[6] I2=read_addr_gen_inst.offset[13] I3=read_addr_gen_inst.offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=read_addr_gen_inst.offset_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=read_addr_gen_inst.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=read_addr_gen_inst.offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=addr_offset_ext[6] I1=read_addr_gen_inst.offset[12]
.attr src "rtl/estu/mmu/mmu.v:145.7-164.6|rtl/estu/mmu/read_addr_gen.v:64.23-64.42|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=valid_result I2=spike_out[1] I3=mode[3] O=spike_out_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=valid_result I2=spike_out[0] I3=mode[3] O=spike_out_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=clk D=$true E=stack_bram_inst.bram_stack.enb Q=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=r_en_ext I3=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[0] O=stack_bram_inst.bram_stack.enb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[0] I2=stream_out_SB_LUT4_I2_O[0] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack I2=stack_bram_inst.stack_fsm_pop_inst.state[5] I3=stack_bram_inst.stack_fsm_pop_inst.state[3] O=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.0_RDATA_8[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.0_RDATA_6[2] RDATA[3]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.0_RDATA_5[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.0_RDATA_4[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.0_RDATA_3[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.0_RDATA_2[2] RDATA[11]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.0_RDATA_1[1] RDATA[13]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.0_RDATA[1] RDATA[15]=stack_bram_inst.bram_stack.ram.0.0_RDATA_7[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.0_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[8]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[9]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_1[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_1[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_3[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_3[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_4[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_4[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_5[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_5[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_6[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_6[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA_8[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA_8[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.0_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.0_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] O=stack_bram_inst.bram_stack.ram.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.1_RDATA_2[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.0_RDATA_5[2] RDATA[3]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.0_RDATA_8[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.0_RDATA_6[1] RDATA[7]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.1_RDATA[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.0_RDATA_1[2] RDATA[11]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.0_RDATA_3[1] RDATA[13]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.0_RDATA_2[1] RDATA[15]=stack_bram_inst.bram_stack.ram.0.1_RDATA_1[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.1_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[13]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_4_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk D=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_D E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D[1] E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D[1] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I1=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000100
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I1=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101000101
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001001010001
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[9] I2=stack_rbaddr[9] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[8] I1=stack_rbaddr[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[7] I1=stack_rbaddr[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[6] I1=stack_rbaddr[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[8] I2=stack_rbaddr[8] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[9] I2=stack_bram_inst.stream_cnt[9] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[8] I1=stack_bram_inst.stream_cnt[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[7] I1=stack_bram_inst.stream_cnt[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[6] I1=stack_bram_inst.stream_cnt[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[8] I2=stack_bram_inst.stream_cnt[8] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[11] I2=stack_rbaddr[11] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[10] I1=stack_rbaddr[10]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[9] I1=stack_rbaddr[9]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[10] I2=stack_rbaddr[10] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.123-122.144|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.load_stack_wentries_pulse_d I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[11] I2=stack_bram_inst.stream_cnt[11] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[10] I1=stack_bram_inst.stream_cnt[10]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.offset_v[9] I1=stack_bram_inst.stream_cnt[9]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[10] I2=stack_bram_inst.stream_cnt[10] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_dd I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100001110000
.gate SB_LUT4 I0=r_en_ext I1=stack_bram_inst.pulse_usev_renext_latched I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011010000
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100001
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I3=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=clk D=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_DFF_Q_D Q=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I3=i_spike_ext_SB_LUT4_I0_O[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101111111111111
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101111111111111
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] O=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.0_RDATA_4[1] RDATA[1]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.2_RDATA_3[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.1_RDATA_2[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.2_RDATA_2[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.0_RDATA[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.2_RDATA_1[1] RDATA[11]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.1_RDATA[1] RDATA[13]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.2_RDATA[1] RDATA[15]=stack_bram_inst.bram_stack.ram.0.2_RDATA_4[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.2_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[11]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_1[1] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_1[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_3[1] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_3[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] I1=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] O=stack_bram_inst.bram_stack.ram.0.2_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.3_RDATA_6[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.3_RDATA_4[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.3_RDATA_3[2] RDATA[5]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.2_RDATA_3[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.3_RDATA_2[1] RDATA[9]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.3_RDATA_1[2] RDATA[11]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.3_RDATA[2] RDATA[13]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.2_RDATA_1[2] RDATA[15]=stack_bram_inst.bram_stack.ram.0.3_RDATA_5[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.3_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[15]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_1[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_1[2] O=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_3[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_3[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_4[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_4[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_6[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_6[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.3_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] I3=stack_bram_inst.bram_stack.ram.0.4_WCLKE O=stack_bram_inst.bram_stack.ram.0.3_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.2_RDATA_2[1] RDATA[1]=stack_bram_inst.bram_stack.ram.0.4_RDATA[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.3_RDATA_3[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.4_RDATA[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.3_RDATA_6[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.4_RDATA[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.3_RDATA_4[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.4_RDATA[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.2_RDATA[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.4_RDATA[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.3_RDATA[1] RDATA[11]=stack_bram_inst.bram_stack.ram.0.4_RDATA[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.3_RDATA_2[2] RDATA[13]=stack_bram_inst.bram_stack.ram.0.4_RDATA[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.3_RDATA_1[1] RDATA[15]=stack_bram_inst.bram_stack.ram.0.4_RDATA[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.4_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] O=stack_bram_inst.bram_stack.ram.0.4_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.5_RDATA_8[1] RDATA[1]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.5_RDATA_6[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.5_RDATA_5[2] RDATA[5]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.5_RDATA_4[1] RDATA[7]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.5_RDATA_3[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.5_RDATA_2[2] RDATA[11]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.5_RDATA_1[2] RDATA[13]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.5_RDATA[2] RDATA[15]=stack_bram_inst.bram_stack.ram.0.5_RDATA_7[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.5_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[8]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[9]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] O=stack_bram_inst.bram_stack.ram.0.5_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.6_RDATA_2[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.5_RDATA_5[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.5_RDATA_8[2] RDATA[5]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.5_RDATA_6[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.6_RDATA[1] RDATA[9]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.5_RDATA_1[1] RDATA[11]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.5_RDATA_3[1] RDATA[13]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.5_RDATA_2[1] RDATA[15]=stack_bram_inst.bram_stack.ram.0.6_RDATA_1[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.6_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[13]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_DFFE C=clk D=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[2] E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.6_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] I3=stack_bram_inst.bram_stack.ram.0.5_WCLKE O=stack_bram_inst.bram_stack.ram.0.6_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[6]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[7]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] MASK[14]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[15]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.5_RDATA_4[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.7_RDATA_3[2] RDATA[3]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.6_RDATA_2[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.7_RDATA_2[2] RDATA[7]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.5_RDATA[1] RDATA[9]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.7_RDATA_1[2] RDATA[11]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.6_RDATA[2] RDATA[13]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.7_RDATA[2] RDATA[15]=stack_bram_inst.bram_stack.ram.0.7_RDATA_4[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.7_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[6]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[7]=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[8]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[11]=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[15]=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00
.param INIT_E xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00
.param INIT_F xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00xx00
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_1[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[1] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[1] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_3[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_3[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_2[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=mode[4] I3=read_addr_gen_inst.cnt_sum_si[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_5[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_5[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_3[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_3[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[0] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_8[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_8[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_1[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_1[2] O=stack_bram_inst.bram_stack.ram.0.7_RDATA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] I3=stack_bram_inst.bram_stack.ram.0.8_WCLKE O=stack_bram_inst.bram_stack.ram.0.7_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100111111
.gate SB_RAM40_4K MASK[0]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[1]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[2]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[3]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[4]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[5]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[6]=$true MASK[7]=$true MASK[8]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[9]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[10]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[11]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[12]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] MASK[13]=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] MASK[14]=$true MASK[15]=$true RADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] RADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[3] RADDR[8]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=stack_bram_inst.bram_stack.enb RDATA[0]=stack_bram_inst.bram_stack.ram.0.8_RDATA_7[2] RDATA[1]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[1] RDATA[2]=stack_bram_inst.bram_stack.ram.0.8_RDATA_5[1] RDATA[3]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[3] RDATA[4]=stack_bram_inst.bram_stack.ram.0.8_RDATA_4[1] RDATA[5]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[5] RDATA[6]=stack_bram_inst.bram_stack.ram.0.8_RDATA_3[6] RDATA[7]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[7] RDATA[8]=stack_bram_inst.bram_stack.ram.0.8_RDATA_2[2] RDATA[9]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[9] RDATA[10]=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[1] RDATA[11]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[11] RDATA[12]=stack_bram_inst.bram_stack.ram.0.8_RDATA[1] RDATA[13]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[13] RDATA[14]=stack_bram_inst.bram_stack.ram.0.8_RDATA_3[7] RDATA[15]=stack_bram_inst.bram_stack.ram.0.8_RDATA_6[15] RE=$true WADDR[0]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[1]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[2]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[3]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[4]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[5]=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[6]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[1] WADDR[7]=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=stack_bram_inst.bram_stack.ram.0.8_WCLKE WDATA[0]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[1]=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[2]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[3]=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[4]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[5]=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[6]=$false WDATA[7]=$false WDATA[8]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[9]=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[10]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[11]=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[12]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[13]=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_1 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_2 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_3 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_4 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_5 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_6 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_7 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_8 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_9 xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_A xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_B xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 00
.gate SB_DFFE C=clk D=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.6_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.6_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_2[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_2[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[5] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_4[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100100000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[6] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_3_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_3_SB_LUT4_I2_O[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_4[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_4[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_5[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100100000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[8] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_4_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_4_SB_LUT4_I2_O[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.6_RDATA_2[1] I3=stack_bram_inst.bram_stack.ram.0.6_RDATA_2[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_7[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_7[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001100
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[4] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA_6[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA_6[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_7[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100100000
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=mode[4] I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I2=valid_addr_stack_sig_SB_LUT4_I3_O[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] O=raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[7] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] I2=stack_bram_inst.bram_stack.ram.0.3_RDATA_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.3_RDATA_SB_LUT4_I2_O[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.bram_stack.ram.0.6_RDATA[0] I2=stack_bram_inst.bram_stack.ram.0.5_RDATA[1] I3=stack_bram_inst.bram_stack.ram.0.5_RDATA[2] O=stack_bram_inst.bram_stack.ram.0.8_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] I3=stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] O=stack_bram_inst.bram_stack.ram.0.8_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[9] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[8] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I2=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[8] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[7] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[7] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[6] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[6] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[5] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[5] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[4] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[4] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[3] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[3] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[2] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[2] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries[0] CO=stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[1] R=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.curr_wentries[1] I2=load_stack_wentries_en_SB_LUT4_I2_O[0] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I3=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=clk D=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[1] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_4_I1[1] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.curr_wentries[1] I2=$true I3=stack_bram_inst.curr_wentries[0] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[2] I3=valid_addr_stack_sig_SB_LUT4_I3_O[3] O=stack_bram_inst.curr_wentries_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000111000000
.gate SB_DFFE C=clk D=stack_bram_inst.curr_wentries_SB_DFFE_Q_D E=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O Q=stack_bram_inst.curr_wentries[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:173.5-189.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=v_gen_id I1=use_v I2=i_spike_ext_SB_LUT4_I0_O[1] I3=stack_bram_inst.curr_wentries_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=stack_bram_inst.curr_wentries_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111111100000
.gate SB_LUT4 I0=first_timestep I1=stack_bram_inst.curr_wentries[0] I2=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] I3=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=stack_bram_inst.curr_wentries_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100111010
.gate SB_DFF C=clk D=stack_bram_inst.load_SB_DFF_Q_D Q=stack_bram_inst.load
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rst I2=stack_bram_inst.stack_fsm_pop_inst.state[3] I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] O=stack_bram_inst.load_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.load I3=clr_SB_LUT4_I2_O[2] O=stack_bram_inst.load_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk D=stack_bram_inst.load Q=stack_bram_inst.load_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:239.5-246.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=use_v I1=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack I2=stack_bram_inst.load_d I3=stack_bram_inst.valid_addr_stack_d O=stack_bram_inst.load_d_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000100011
.gate SB_LUT4 I0=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100001111
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[4] I1=stack_bram_inst.stream_cnt[2] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[7] I1=stack_bram_inst.stream_cnt[3] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[3] I2=stack_rbaddr[3] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[7] I2=stack_rbaddr[7] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=stack_bram_inst.rd_active_entries[7] I1=stack_rbaddr[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.rd_active_entries[8] I1=stack_rbaddr[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.rd_active_entries[9] I1=stack_rbaddr[9]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[9] I2=stack_rbaddr[9] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_rbaddr[10] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[8] I2=stack_rbaddr[8] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=stack_bram_inst.rd_active_entries[6] I1=stack_rbaddr[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=stack_bram_inst.rd_active_entries[5] I1=stack_rbaddr[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[6] I2=stack_rbaddr[6] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[11] I1=stack_bram_inst.stream_cnt[6] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=$false I2=stack_rbaddr[11] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=stack_rbaddr[10]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=stack_bram_inst.rd_active_entries[2] I1=stack_rbaddr[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[2] I2=stack_rbaddr[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[4] I2=stack_rbaddr[4] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=stack_bram_inst.rd_active_entries[4] I1=stack_rbaddr[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[5] I2=stack_rbaddr[5] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[5] I1=stack_bram_inst.stream_cnt[0] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[0] I2=stack_rbaddr[0] I3=$false O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3 I0=stack_bram_inst.rd_active_entries[3] I1=stack_rbaddr[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=stack_bram_inst.rd_active_entries[1] I1=stack_rbaddr[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.rd_active_entries[0] I1=stack_rbaddr[0]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.rd_active_entries[1] I2=stack_rbaddr[1] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:247.88-247.118|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[8] I1=stack_bram_inst.stream_cnt[1] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt[10] I1=stack_bram_inst.stream_cnt[9] I2=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_DFFSR C=clk D=load_push_stack Q=stack_bram_inst.load_push_stack_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:155.5-162.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=v_gen_id I1=use_v I2=stack_bram_inst.load_push_stack_d I3=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[3] O=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.curr_wentries[9] I3=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O_SB_LUT4_O_I3 O=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.curr_wentries[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:193.188-193.203|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=load_stack_wentries_en Q=stack_bram_inst.load_stack_wentries_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:89.5-94.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=load_stack_wentries_en I3=stack_bram_inst.load_stack_wentries_d O=stack_bram_inst.load_stack_wentries_pulse_d_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk D=stack_bram_inst.load_stack_wentries_pulse_d_SB_DFFSR_Q_D Q=stack_bram_inst.load_stack_wentries_pulse_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:98.5-107.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=stack_bram_inst.load_stack_wentries_pulse_d Q=stack_bram_inst.load_stack_wentries_pulse_dd R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:98.5-107.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[11] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_1_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[10] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_10_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[1] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[1] I2=stack_bram_inst.offset_v[1] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=stack_bram_inst.offset_v_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=ext_offset_stack[0] I1=stack_bram_inst.offset_v[0]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_11_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[0] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[0] I2=stack_bram_inst.offset_v[0] I3=$false O=stack_bram_inst.offset_v_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[10] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.offset_v[9]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_2_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[9] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[9] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.offset_v[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_3_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[8] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[8] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.offset_v[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_4_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[7] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[7] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.offset_v[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_5_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[6] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[6] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=ext_offset_stack[5] I1=stack_bram_inst.offset_v[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_6_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[5] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[5] I2=stack_bram_inst.offset_v[5] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=ext_offset_stack[4] I1=stack_bram_inst.offset_v[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_7_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[4] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[4] I2=stack_bram_inst.offset_v[4] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=ext_offset_stack[3] I1=stack_bram_inst.offset_v[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_8_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[3] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[3] I2=stack_bram_inst.offset_v[3] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=ext_offset_stack[2] I1=stack_bram_inst.offset_v[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=stack_bram_inst.offset_v_SB_DFFESR_Q_9_D E=stack_bram_inst.valid_data_d_SB_LUT4_I1_O Q=stack_bram_inst.offset_v[2] R=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:259.5-266.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ext_offset_stack[2] I2=stack_bram_inst.offset_v[2] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=ext_offset_stack[1] I1=stack_bram_inst.offset_v[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.offset_v[11] I3=stack_bram_inst.offset_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=stack_bram_inst.offset_v_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=stack_bram_inst.offset_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=stack_bram_inst.offset_v[10]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:264.25-264.52|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=$true E=stack_bram_inst.pulse_usev_renext_latched_SB_DFFESR_Q_E Q=stack_bram_inst.pulse_usev_renext_latched R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:113.5-119.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=r_en_ext I1=use_v I2=stack_bram_inst.pulse_usev_renext_latched I3=clr_SB_LUT4_I2_O[2] O=stack_bram_inst.pulse_usev_renext_latched_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001000
.gate SB_DFFESR C=clk D=valid_addr_stack_sig_SB_LUT4_I3_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[9] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[8] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3] E=stack_bram_inst.load_SB_LUT4_I2_O Q=stack_bram_inst.rd_active_entries[0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:217.5-224.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clk D=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D Q=stack_bram_inst.stack_fsm_pop_inst.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_1_D Q=stack_bram_inst.stack_fsm_pop_inst.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=valid_data_ext_SB_LUT4_I0_O Q=stack_bram_inst.stack_fsm_pop_inst.state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_3_D Q=stack_bram_inst.stack_fsm_pop_inst.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rst I2=stream_out_SB_LUT4_I1_1_O[1] I3=stream_out_SB_LUT4_I1_1_O[2] O=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=rst I1=stack_bram_inst.load I2=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] I3=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000001000000
.gate SB_LUT4 I0=$false I1=use_v I2=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D Q=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rst I2=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] I3=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack I2=stack_bram_inst.stack_fsm_pop_inst.state[5] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[1] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=stream_out_SB_LUT4_I2_O[0] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=stack_rbaddr[1] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[1] I3=stack_bram_inst.stream_cnt[0] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=stack_rbaddr[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[0] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stack_bram_inst.stream_cnt[0] I2=stream_out_SB_LUT4_I2_O[0] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=stack_rbaddr[0] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=$false O=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=use_v O=stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=stack_rbaddr[10] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[10] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[10] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[9]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=stack_rbaddr[9] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[9] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[9] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[9] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[8] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[8] I2=$false I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[8] I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[7] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stream_out_SB_LUT4_I2_O[1] I2=stream_out_SB_LUT4_I2_O[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[6] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[6] I2=$false I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[6] I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[5] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stream_out_SB_LUT4_I2_O[0] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000110000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[5] I2=$false I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[5] I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[4] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stream_out_SB_LUT4_I2_O[0] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000110000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[4] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[4] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=stack_rbaddr[3] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[3] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stream_out_SB_LUT4_I2_O[0] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000110000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[3] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[3] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=stack_rbaddr[2] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D E=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3_SB_LUT4_I1_O Q=stack_bram_inst.stream_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:227.5-235.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[2] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=stream_out_SB_LUT4_I2_O[0] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=stack_rbaddr[2] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[2] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.stream_cnt[0] CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=stack_rbaddr[1] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_rbaddr[11] I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=stream_out_SB_LUT4_I2_O[0] I1=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[11] I2=$false I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[11] I3=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 O=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[10]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=stack_rbaddr[10] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack Q=stack_bram_inst.valid_addr_stack_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:269.5-276.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=valid_result Q=stack_bram_inst.valid_data_d R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:64.5-75.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=v_gen_id I1=stack_bram_inst.valid_data_d I2=stream_out_SB_LUT4_I2_O[0] I3=stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[3] O=stack_bram_inst.valid_data_d_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=$false I2=use_v I3=stream_out_SB_LUT4_I2_O[3] O=stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=v_gen_id I2=stack_bram_inst.valid_data_d I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3 O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[4] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[4] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3 CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[8] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[8] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[7] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[7] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[6] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[6] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[5] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[5] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3 I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[0] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[0] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[1] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[1] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[2] I2=stack_bram_inst.stream_cnt[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=stack_bram_inst.offset_v[2] I1=stack_bram_inst.stream_cnt[2]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.offset_v[3] I1=stack_bram_inst.stream_cnt[3]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.offset_v[4] I1=stack_bram_inst.stream_cnt[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=stack_bram_inst.offset_v[5] I1=stack_bram_inst.stream_cnt[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[6] I2=stack_bram_inst.stream_cnt[6] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[5] I2=stack_bram_inst.stream_cnt[5] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=stack_bram_inst.offset_v[3] I2=stack_bram_inst.stream_cnt[3] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.offset_v[1] I1=stack_bram_inst.stream_cnt[1]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:122.195-122.216|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[2] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[2] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:190.29-190.69|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=v_gen_id I3=stack_bram_inst.offset_v[3] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_load_input_stack_entries I2=i_wren_spike_ext I3=stack_wbaddr[3] O=stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFSR C=clk D=stack_bram_inst.valid_data_d Q=stack_bram_inst.valid_data_dd R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:64.5-75.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=stack_bram_inst.valid_data_dd Q=stack_bram_inst.valid_data_ddd R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:64.5-75.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=v_gen_id I1=use_v I2=stack_bram_inst.valid_data_ddd I3=stack_bram_inst.load_stack_wentries_pulse_dd O=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111010100000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[3] I2=i_spike_ext_SB_LUT4_I0_O[1] I3=i_spike_ext_SB_LUT4_I0_O[2] O=stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=load_stack_wentries_en I1=stream_out I2=stack_bram_inst.stack_fsm_pop_inst.state[0] I3=stack_bram_inst.load_stack_wentries_pulse_d O=valid_data_ext_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000001000000
.gate SB_LUT4 I0=load_stack_wentries_en I1=stream_out I2=stack_bram_inst.stack_fsm_pop_inst.state[0] I3=stack_bram_inst.load_stack_wentries_pulse_d O=stream_out_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000010110000
.gate SB_LUT4 I0=$false I1=$false I2=stream_out I3=clr_SB_LUT4_I2_O[2] O=stream_out_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=stack_rbaddr[7] I2=$false I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3 O=stream_out_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.stream_cnt[7] I3=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3 O=stream_out_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3 CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=$false I1=stack_bram_inst.stream_cnt[7]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[8]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3 I0=$false I1=stack_bram_inst.stream_cnt[6]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=$false I1=stack_bram_inst.stream_cnt[5]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3 CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=stack_bram_inst.stream_cnt[4]
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:236.29-236.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=stack_bram_inst.load_d_SB_LUT4_I2_O[0] I3=stack_bram_inst.load_d_SB_LUT4_I2_O[1] O=stream_out_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3 CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=stack_rbaddr[7] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=stack_rbaddr[8] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3 I0=stack_rbaddr[6] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=stack_rbaddr[5] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=stream_out_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=stack_rbaddr[4] I1=$false
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:232.27-232.57|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=valid_addr_stack_sig O=valid_addr_stack_sig_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=read_addr_gen_inst.cnt_addr_gen.cnt[9] O=valid_addr_stack_sig_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] I3=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3] O=valid_addr_stack_sig_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=use_v I2=stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack I3=stack_bram_inst.valid_addr_stack_d O=valid_addr_stack_sig
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111110000
.gate SB_LUT4 I0=valid_data_ext I1=rst I2=stack_bram_inst.stack_fsm_pop_inst.state[4] I3=valid_data_ext_SB_LUT4_I0_I3[3] O=valid_data_ext_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100100000
.gate SB_LUT4 I0=$false I1=valid_data_ext I2=rst I3=stack_bram_inst.stack_fsm_pop_inst.state[4] O=valid_data_ext_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=stack_bram_inst.load I1=valid_data_ext_SB_LUT4_I1_O[1] I2=stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[0] I3=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] O=stream_out_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=rst I1=valid_data_ext_SB_LUT4_I1_O[1] I2=en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] I3=stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[3] O=stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000011000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_instr I3=clr_SB_LUT4_I2_O[2] O=i_spike_ext_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=valid_op_datapath I2=v_gen_id I3=end_inference_SB_LUT4_I2_O[2] O=valid_op_datapath_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_op_datapath I3=clr_SB_LUT4_I2_O[2] O=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=en_rd_addr_gen I1=clr_SB_LUT4_I2_O[2] I2=valid_read_data_SB_LUT4_I3_I2[2] I3=valid_read_data O=valid_read_data_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011001100
.gate SB_LUT4 I0=$false I1=$false I2=use_stack I3=use_v O=valid_read_data_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=use_stack I2=valid_read_data_SB_LUT4_O_I2[1] I3=valid_read_data_SB_LUT4_O_I3[1] O=valid_read_data
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=clr_SB_LUT4_I2_O[2] I3=valid_read_data_SB_LUT4_O_I3[1] O=valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I3=read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=valid_read_data_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=num_output_neurons[1] I1=wr_addr_gen_inst.gen_cnt[1] I2=valid_read_op_SB_LUT4_O_I2[2] I3=valid_read_op_SB_LUT4_O_I2[3] O=valid_read_op
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=num_output_neurons[2] I1=num_output_neurons[0] I2=wr_addr_gen_inst.gen_cnt[2] I3=wr_addr_gen_inst.gen_cnt[0] O=valid_read_op_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=en_SB_LUT4_I1_O[0] I1=en_SB_LUT4_I1_O[1] I2=en_SB_LUT4_I1_O[2] I3=en_SB_LUT4_I1_O[3] O=valid_read_op_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_result I3=clr_SB_LUT4_I2_O[2] O=valid_result_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_I1[1] I2=wr_baddr1[9] I3=wr_addr_bram1_SB_LUT4_O_I3 O=wr_addr_bram1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr1[10] I3=wr_addr_bram1_SB_LUT4_O_1_I3 O=wr_addr_bram1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_10_I1[1] I2=wr_baddr1[7] I3=wr_addr_bram1_SB_LUT4_O_10_I3 O=wr_addr_bram1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_9_I3 CO=wr_addr_bram1_SB_LUT4_O_10_I3 I0=wr_addr_bram2_SB_LUT4_O_9_I1[1] I1=wr_baddr1[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_11_I1[1] I2=wr_baddr1[8] I3=wr_addr_bram1_SB_LUT4_O_11_I3 O=wr_addr_bram1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_10_I3 CO=wr_addr_bram1_SB_LUT4_O_11_I3 I0=wr_addr_bram2_SB_LUT4_O_10_I1[1] I1=wr_baddr1[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_I3 CO=wr_addr_bram1_SB_LUT4_O_1_I3 I0=wr_addr_bram2_SB_LUT4_O_I1[1] I1=wr_baddr1[9]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr1[11] I3=wr_addr_bram1_SB_LUT4_O_2_I3 O=wr_addr_bram1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_1_I3 CO=wr_addr_bram1_SB_LUT4_O_2_I3 I0=$false I1=wr_baddr1[10]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_3_I1[1] I2=wr_baddr1[0] I3=$false O=wr_addr_bram1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_4_I1[1] I2=wr_baddr1[1] I3=wr_addr_bram1_SB_LUT4_O_4_I3 O=wr_addr_bram1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=wr_addr_bram1_SB_LUT4_O_4_I3 I0=wr_addr_bram2_SB_LUT4_O_3_I1[1] I1=wr_baddr1[0]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_5_I1[1] I2=wr_baddr1[2] I3=wr_addr_bram1_SB_LUT4_O_5_I3 O=wr_addr_bram1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_4_I3 CO=wr_addr_bram1_SB_LUT4_O_5_I3 I0=wr_addr_bram2_SB_LUT4_O_4_I1[1] I1=wr_baddr1[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_6_I1[1] I2=wr_baddr1[3] I3=wr_addr_bram1_SB_LUT4_O_6_I3 O=wr_addr_bram1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_5_I3 CO=wr_addr_bram1_SB_LUT4_O_6_I3 I0=wr_addr_bram2_SB_LUT4_O_5_I1[1] I1=wr_baddr1[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_7_I1[1] I2=wr_baddr1[4] I3=wr_addr_bram1_SB_LUT4_O_7_I3 O=wr_addr_bram1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_6_I3 CO=wr_addr_bram1_SB_LUT4_O_7_I3 I0=wr_addr_bram2_SB_LUT4_O_6_I1[1] I1=wr_baddr1[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_8_I1[1] I2=wr_baddr1[5] I3=wr_addr_bram1_SB_LUT4_O_8_I3 O=wr_addr_bram1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_7_I3 CO=wr_addr_bram1_SB_LUT4_O_8_I3 I0=wr_addr_bram2_SB_LUT4_O_7_I1[1] I1=wr_baddr1[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_9_I1[1] I2=wr_baddr1[6] I3=wr_addr_bram1_SB_LUT4_O_9_I3 O=wr_addr_bram1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_8_I3 CO=wr_addr_bram1_SB_LUT4_O_9_I3 I0=wr_addr_bram2_SB_LUT4_O_8_I1[1] I1=wr_baddr1[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_11_I3 CO=wr_addr_bram1_SB_LUT4_O_I3 I0=wr_addr_bram2_SB_LUT4_O_11_I1[1] I1=wr_baddr1[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_I1[1] I2=wr_baddr2[9] I3=wr_addr_bram2_SB_LUT4_O_I3 O=wr_addr_bram2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr2[10] I3=wr_addr_bram2_SB_LUT4_O_1_I3 O=wr_addr_bram2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_10_I1[1] I2=wr_baddr2[7] I3=wr_addr_bram2_SB_LUT4_O_10_I3 O=wr_addr_bram2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[7] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_10_I1[1] O=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[7] I2=$true I3=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[6] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_10_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_9_I3 CO=wr_addr_bram2_SB_LUT4_O_10_I3 I0=wr_addr_bram2_SB_LUT4_O_9_I1[1] I1=wr_baddr2[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_11_I1[1] I2=wr_baddr2[8] I3=wr_addr_bram2_SB_LUT4_O_11_I3 O=wr_addr_bram2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[8] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_11_I1[1] O=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[8] I2=$true I3=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[7] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_11_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_10_I3 CO=wr_addr_bram2_SB_LUT4_O_11_I3 I0=wr_addr_bram2_SB_LUT4_O_10_I1[1] I1=wr_baddr2[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_1_I3 I0=wr_addr_bram2_SB_LUT4_O_I1[1] I1=wr_baddr2[9]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr2[11] I3=wr_addr_bram2_SB_LUT4_O_2_I3 O=wr_addr_bram2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_1_I3 CO=wr_addr_bram2_SB_LUT4_O_2_I3 I0=$false I1=wr_baddr2[10]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_3_I1[1] I2=wr_baddr2[0] I3=$false O=wr_addr_bram2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[0] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_3_I1[1] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=stack_bram_inst.curr_wentries[0] I1=load_stack_wentries_en_SB_LUT4_I2_O[0] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I3=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111011000000110
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O Q=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1] I3=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2] O=wr_addr_bram2_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[4] I2=wr_addr_gen_inst.offset_v[0] I3=$false O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=k_gen_id I2=wr_addr_gen_inst.gen_cnt[0] I3=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr0[0] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[0] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr_sel[1] I1=wr_addr_gen_inst.k_ptr_sel[0] I2=wr_addr_gen_inst.k_ptr1[0] I3=wr_addr_gen_inst.k_ptr2[0] O=wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001101010001
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_4_I1[1] I2=wr_baddr2[1] I3=wr_addr_bram2_SB_LUT4_O_4_I3 O=wr_addr_bram2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=v_gen_id I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2] O=wr_addr_bram2_SB_LUT4_O_4_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[5] I2=wr_addr_gen_inst.offset_v[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=k_gen_id I2=wr_addr_gen_inst.gen_cnt[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr0[1] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[1] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[1] I1=wr_addr_gen_inst.k_ptr1[1] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=wr_addr_gen_inst.v_ptr[5] I1=wr_addr_gen_inst.offset_v[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=wr_addr_gen_inst.v_ptr[6] I1=wr_addr_gen_inst.offset_v[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=wr_addr_gen_inst.v_ptr[7] I1=wr_addr_gen_inst.offset_v[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=wr_addr_gen_inst.v_ptr[8] I1=wr_addr_gen_inst.offset_v[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=wr_addr_gen_inst.v_ptr[9] I1=wr_addr_gen_inst.offset_v[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=wr_addr_gen_inst.offset_v[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=wr_addr_gen_inst.offset_v[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=wr_addr_gen_inst.offset_v[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[9] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[9] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[9] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[8] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[8] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[8] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[8] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[8] I1=wr_addr_gen_inst.k_ptr1[8] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[8] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[7] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[7] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[7] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[7] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr1[7] I1=wr_addr_gen_inst.k_ptr2[7] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011001111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[7] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[6] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[6] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[6] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[6] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[6] I1=wr_addr_gen_inst.k_ptr1[6] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[6] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[9] I2=wr_addr_gen_inst.offset_v[5] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[5] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[5] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[5] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[5] I1=wr_addr_gen_inst.k_ptr1[5] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[5] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[8] I2=wr_addr_gen_inst.offset_v[4] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[4] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[4] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[4] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr1[4] I1=wr_addr_gen_inst.k_ptr2[4] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011001111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_logic_addr_use_v[4] I2=wr_addr_gen_inst.gen_cnt[4] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_logic_addr_use_v[4] I1=wr_addr_gen_inst.gen_cnt[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[7] I2=wr_addr_gen_inst.offset_v[3] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=k_gen_id I1=use_v I2=wr_addr_gen_inst.gen_cnt[3] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[3] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[3] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[3] I1=wr_addr_gen_inst.k_ptr1[3] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_logic_addr_use_v[3] I2=wr_addr_gen_inst.gen_cnt[3] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_logic_addr_use_v[3] I1=wr_addr_gen_inst.gen_cnt[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_logic_addr_use_v[2] I1=wr_addr_gen_inst.gen_cnt[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:146.77-146.110|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.v_ptr[6] I2=wr_addr_gen_inst.offset_v[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=wr_addr_gen_inst.offset_logic_addr_use_v[2] I1=k_gen_id I2=use_v I3=wr_addr_gen_inst.gen_cnt[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000010011
.gate SB_LUT4 I0=k_gen_id I1=wr_addr_gen_inst.k_ptr0[2] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000100000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[2] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[2] I1=wr_addr_gen_inst.k_ptr1[2] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_CARRY CI=$false CO=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=wr_addr_gen_inst.v_ptr[4] I1=wr_addr_gen_inst.offset_v[0]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:126.21-126.45|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=wr_addr_bram2_SB_LUT4_O_4_I3 I0=wr_addr_bram2_SB_LUT4_O_3_I1[1] I1=wr_baddr2[0]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_5_I1[1] I2=wr_baddr2[2] I3=wr_addr_bram2_SB_LUT4_O_5_I3 O=wr_addr_bram2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[2] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_5_I1[1] O=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O[0] I2=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I3=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O Q=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[2] I2=$true I3=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=stack_bram_inst.curr_wentries[0] CO=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[1] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_5_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_4_I3 CO=wr_addr_bram2_SB_LUT4_O_5_I3 I0=wr_addr_bram2_SB_LUT4_O_4_I1[1] I1=wr_baddr2[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_6_I1[1] I2=wr_baddr2[3] I3=wr_addr_bram2_SB_LUT4_O_6_I3 O=wr_addr_bram2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[3] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_6_I1[1] O=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[3] I2=$true I3=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[2] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_6_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_5_I3 CO=wr_addr_bram2_SB_LUT4_O_6_I3 I0=wr_addr_bram2_SB_LUT4_O_5_I1[1] I1=wr_baddr2[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_7_I1[1] I2=wr_baddr2[4] I3=wr_addr_bram2_SB_LUT4_O_7_I3 O=wr_addr_bram2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[4] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_7_I1[1] O=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[4] I2=$true I3=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[3] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_7_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_6_I3 CO=wr_addr_bram2_SB_LUT4_O_7_I3 I0=wr_addr_bram2_SB_LUT4_O_6_I1[1] I1=wr_baddr2[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_8_I1[1] I2=wr_baddr2[5] I3=wr_addr_bram2_SB_LUT4_O_8_I3 O=wr_addr_bram2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[5] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_8_I1[1] O=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[5] I2=$true I3=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[4] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_8_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_7_I3 CO=wr_addr_bram2_SB_LUT4_O_8_I3 I0=wr_addr_bram2_SB_LUT4_O_7_I1[1] I1=wr_baddr2[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=wr_addr_bram2_SB_LUT4_O_9_I1[1] I2=wr_baddr2[6] I3=wr_addr_bram2_SB_LUT4_O_9_I3 O=wr_addr_bram2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[6] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_9_I1[1] O=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[6] I2=$true I3=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[5] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_9_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_8_I3 CO=wr_addr_bram2_SB_LUT4_O_9_I3 I0=wr_addr_bram2_SB_LUT4_O_8_I1[1] I1=wr_baddr2[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=i_logic_addr_ext[9] I2=i_wren_spike_ext I3=wr_addr_bram2_SB_LUT4_O_I1[1] O=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] I2=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk D=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O Q=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=clk D=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_D_Q E=stack_bram_inst.bram_stack.enb Q=valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=load_stack_wentries_en_SB_LUT4_I2_O[0] I1=stack_bram_inst.curr_wentries[9] I2=$true I3=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 O=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100011001101100
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=stack_bram_inst.curr_wentries[8] I1=$true
.attr src "rtl/estu/mmu/mmu.v:189.7-214.6|rtl/estu/mmu/stack_bram2.v:126.102-126.117|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=v_gen_id I1=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=wr_addr_bram2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010001101
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_11_I3 CO=wr_addr_bram2_SB_LUT4_O_I3 I0=wr_addr_bram2_SB_LUT4_O_11_I1[1] I1=wr_baddr2[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_D E=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_E Q=wr_addr_gen_inst.cnt_mm_ss[1] R=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:52.5-59.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_1_D E=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_E Q=wr_addr_gen_inst.cnt_mm_ss[0] R=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:52.5-59.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.cnt_mm_ss[0] O=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.cnt_mm_ss[1] I3=wr_addr_gen_inst.cnt_mm_ss[0] O=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:61.28-61.41|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wren_bram1_SB_LUT4_I2_O[3] I3=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_R[1] O=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=valid_op_datapath I1=rst I2=wren_bram1_SB_LUT4_I2_O[2] I3=wren_bram1_SB_LUT4_I2_O[3] O=wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011111110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[9] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[8] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[8] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[7] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[7] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[6] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[6] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[5] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[5] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[4] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[4] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[3] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[3] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[2] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[2] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt[0] CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[1] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[1] I3=wr_addr_gen_inst.gen_cnt[0] O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O Q=wr_addr_gen_inst.gen_cnt[0] R=valid_op_datapath_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:41.5-48.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.gen_cnt[0] O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.gen_cnt[9] I3=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.gen_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.gen_cnt[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:47.24-47.35|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[9] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[8] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[8] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[7] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[7] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[6] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[6] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[5] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[5] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[4] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[4] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[3] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[3] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[2] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[2] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0[0] CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[1] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[1] I3=wr_addr_gen_inst.k_ptr0[0] O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.k_ptr0[0] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.k_ptr0[0] O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr0[9] I3=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr0_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr0[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:90.34-90.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[9] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[8] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[8] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[7] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[7] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[6] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[6] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[5] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[5] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[4] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[4] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[3] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[3] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[2] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[2] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1[0] CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[1] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[1] I3=wr_addr_gen_inst.k_ptr1[0] O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=wr_addr_gen_inst.k_ptr1[0] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.k_ptr1[0] O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr1[9] I3=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr1_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr1[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:91.34-91.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[9] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[8] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[8] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[7] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[7] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[6] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[6] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[5] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[5] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[4] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[4] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[3] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[3] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[2] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[2] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2[0] CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[1] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[1] I3=wr_addr_gen_inst.k_ptr2[0] O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O Q=wr_addr_gen_inst.k_ptr2[0] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.k_ptr2[0] O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr2[9] I3=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr2_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr2[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:92.34-92.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[9] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[8] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[8] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[7] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[7] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[6] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[6] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[5] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[5] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[4] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[4] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[3] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[3] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[2] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[2] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3[0] CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[1] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[1] I3=wr_addr_gen_inst.k_ptr3[0] O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=wr_addr_gen_inst.k_ptr3[0] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:81.5-96.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.k_ptr3[0] O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr3[9] I3=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.k_ptr3_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.k_ptr3[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:93.34-93.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] E=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_E Q=wr_addr_gen_inst.k_ptr_sel[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:74.5-80.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_1_D E=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_E Q=wr_addr_gen_inst.k_ptr_sel[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:74.5-80.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr2[9] I1=wr_addr_gen_inst.k_ptr1[9] I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=valid_op_datapath I2=k_gen_id I3=rst O=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_D E=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_E Q=wr_addr_gen_inst.offset_logic_addr_use_v[4] R=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:132.5-139.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_1_D E=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_E Q=wr_addr_gen_inst.offset_logic_addr_use_v[3] R=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:132.5-139.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_logic_addr_use_v[3] I3=wr_addr_gen_inst.offset_logic_addr_use_v[2] O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:137.40-137.67|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_2_D E=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_E Q=wr_addr_gen_inst.offset_logic_addr_use_v[2] R=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:132.5-139.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.offset_logic_addr_use_v[2] O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_logic_addr_use_v[4] I3=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:137.40-137.67|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_logic_addr_use_v[2] CO=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.offset_logic_addr_use_v[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:137.40-137.67|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=valid_op_datapath I2=use_v I3=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[2] O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=rst I3=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R_SB_LUT4_O_I3[1] O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=valid_op_datapath I1=wr_addr_gen_inst.offset_logic_addr_use_v[4] I2=wr_addr_gen_inst.offset_logic_addr_use_v[3] I3=wr_addr_gen_inst.offset_logic_addr_use_v[2] O=wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[9] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_1_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[8] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[8] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.offset_v[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_2_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[7] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.offset_v[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_3_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[6] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[5] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ext_offset_stack[5] I2=$true I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=ext_offset_stack[4] I1=$true
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[4] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ext_offset_stack[4] I2=$true I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=ext_offset_stack[3] I1=$true
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[3] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ext_offset_stack[3] I2=$true I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=ext_offset_stack[2] I1=$true
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[2] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ext_offset_stack[2] I2=$true I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ext_offset_stack[0] CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=ext_offset_stack[1] I1=$true
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[1] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ext_offset_stack[1] I2=$true I3=ext_offset_stack[0] O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:307.23-307.44|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[1] I1=wr_addr_gen_inst.offset_v[0]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D E=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O Q=wr_addr_gen_inst.offset_v[0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:118.5-125.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[1] I2=wr_addr_gen_inst.offset_v[0] I3=$false O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=ext_offset_stack[0] O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.offset_v[9] I3=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.offset_v_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.offset_v[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:123.25-123.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[9] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_1_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[8] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[8] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[7]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_2_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[7] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[7] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[6]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_3_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[6] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[6] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[5]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_4_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[5] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[5] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[4]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_5_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[4] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[4] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[3]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_6_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[3] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[3] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[2]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_7_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[2] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[2] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr[0] CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[1]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_8_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[1] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[1] I3=wr_addr_gen_inst.v_ptr[0] O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_9_D E=valid_op_datapath_SB_LUT4_I1_O Q=wr_addr_gen_inst.v_ptr[0] R=end_inference_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:101.5-108.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_addr_gen_inst.v_ptr[0] O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.v_ptr[9] I3=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=wr_addr_gen_inst.v_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=wr_addr_gen_inst.v_ptr[8]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:110.24-110.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr1[13] I3=wr_addr_spram1_SB_LUT4_O_I3 O=wr_addr_spram1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr1[12] I3=wr_addr_spram1_SB_LUT4_O_1_I3 O=wr_addr_spram1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_bram1_SB_LUT4_O_2_I3 CO=wr_addr_spram1_SB_LUT4_O_1_I3 I0=$false I1=wr_baddr1[11]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_spram1_SB_LUT4_O_1_I3 CO=wr_addr_spram1_SB_LUT4_O_I3 I0=$false I1=wr_baddr1[12]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:148.24-148.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr2[12] I3=wr_addr_spram2_SB_LUT4_O_I3 O=wr_addr_spram2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=wr_baddr2[13] I3=wr_addr_spram2_SB_LUT4_O_1_I3 O=wr_addr_spram2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=wr_addr_spram2_SB_LUT4_O_I3 CO=wr_addr_spram2_SB_LUT4_O_1_I3 I0=$false I1=wr_baddr2[12]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=wr_addr_bram2_SB_LUT4_O_2_I3 CO=wr_addr_spram2_SB_LUT4_O_I3 I0=$false I1=wr_baddr2[11]
.attr src "rtl/estu/mmu/mmu.v:296.7-322.6|rtl/estu/mmu/wr_addr_gen.v:149.24-149.46|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=clr_valid_ll_ext_SB_LUT4_I3_O[1] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[11] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[12] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[2] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[3] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[1] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[2] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[0] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[1] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[10] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[11] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[9] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[10] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[8] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[9] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[7] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[8] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[6] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[7] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[5] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[6] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[4] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[5] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.ctrl_reg_ll[3] E=wr_controller_inst.ctrl_reg_ll_SB_DFFESR_Q_E Q=wr_controller_inst.ctrl_reg_ll[4] R=clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:139.5-146.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_9_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_10_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_11_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_12_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_13_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_14_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_1_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[0][0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_2_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_3_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_4_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_5_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_6_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_7_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_8_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram1_SB_LUT4_O_15_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[1][0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_9_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_10_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_11_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_12_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_13_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_14_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_1_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[2][0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_2_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][7] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_3_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][6] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_4_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][5] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_5_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][4] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_6_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_7_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_8_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=data_in_spram2_SB_LUT4_O_15_I3[2] E=valid_result_SB_LUT4_I2_O Q=wr_controller_inst.data_int_reg[3][0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:70.5-83.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_E Q=wr_controller_inst.dout_ll[7] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_1_E Q=wr_controller_inst.dout_ll[5] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_10_E Q=wr_controller_inst.dout_ll[1] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[1] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_10_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_11_E Q=wr_controller_inst.dout_ll[2] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[2] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_11_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_12_E Q=wr_controller_inst.dout_ll[0] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[0] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_12_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[5] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_1_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_2_E Q=wr_controller_inst.dout_ll[6] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[6] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_2_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_3_E Q=wr_controller_inst.dout_ll[8] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[8] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_3_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_4_E Q=wr_controller_inst.dout_ll[9] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[9] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_4_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_5_E Q=wr_controller_inst.dout_ll[10] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[10] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_5_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_6_E Q=wr_controller_inst.dout_ll[12] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=last_layer_SB_LUT4_I2_O[2] I3=wr_controller_inst.valid_dout_ll_SB_DFFSR_Q_D[1] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_6_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_7_E Q=wr_controller_inst.dout_ll[11] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[11] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_7_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_8_E Q=wr_controller_inst.dout_ll[4] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[4] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_8_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=spike_in E=wr_controller_inst.dout_ll_SB_DFFESR_Q_9_E Q=wr_controller_inst.dout_ll[3] R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:148.5-158.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[3] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=wr_controller_inst.ctrl_reg_ll[7] I2=last_layer_SB_LUT4_I2_O[1] I3=last_layer_SB_LUT4_I2_O[2] O=wr_controller_inst.dout_ll_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_D E=wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_E[1] Q=wr_controller_inst.s2p_instance_bram.cnt R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:22.5-26.31|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=valid_result I2=mode[3] I3=clr_SB_LUT4_I2_O[2] O=wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=wr_controller_inst.s2p_instance_bram.cnt O=wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=valid_result I2=mode[3] I3=wr_controller_inst.s2p_instance_bram.cnt O=wr_controller_inst.s2p_instance_bram.valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clk D=wr_controller_inst.s2p_instance_bram.data_out_SB_DFFESR_Q_D E=wr_controller_inst.s2p_instance_bram.valid_SB_LUT4_I2_O Q=wr_controller_inst.s2p_instance_bram.data_out[3] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:33.5-42.35|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=wr_controller_inst.s2p_instance_bram.data_out_SB_DFFESR_Q_1_D E=wr_controller_inst.s2p_instance_bram.valid_SB_LUT4_I2_O Q=wr_controller_inst.s2p_instance_bram.data_out[2] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:33.5-42.35|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=valid_result I2=mode[3] I3=wr_controller_inst.s2p_instance_bram.data_out[0] O=wr_controller_inst.s2p_instance_bram.data_out_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clk D=spike_out_SB_LUT4_I2_O E=wr_controller_inst.s2p_instance_bram.valid_SB_LUT4_I2_O Q=wr_controller_inst.s2p_instance_bram.data_out[1] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:33.5-42.35|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=spike_out_SB_LUT4_I2_1_O E=wr_controller_inst.s2p_instance_bram.valid_SB_LUT4_I2_O Q=wr_controller_inst.s2p_instance_bram.data_out[0] R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:33.5-42.35|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=valid_result I2=mode[3] I3=wr_controller_inst.s2p_instance_bram.data_out[1] O=wr_controller_inst.s2p_instance_bram.data_out_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFSR C=clk D=wr_controller_inst.s2p_instance_bram.valid_SB_DFFSR_Q_D Q=wr_controller_inst.s2p_instance_bram.valid R=clr_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/s2p_rev.v:15.5-19.30|rtl/estu/mmu/wr_controller.v:103.7-110.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=wr_controller_inst.s2p_instance_bram.valid I3=wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_E[1] O=wr_controller_inst.s2p_instance_bram.valid_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk D=wr_controller_inst.valid_dout_ll_SB_DFFSR_Q_D[1] Q=wr_controller_inst.valid_dout_ll R=last_layer_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/mmu/mmu.v:237.7-278.6|rtl/estu/mmu/wr_controller.v:160.5-165.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=wr_controller_inst.ctrl_reg_ll[12] I3=last_layer_SB_LUT4_I2_O[1] O=wr_controller_inst.valid_dout_ll_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=wren_spram2 I1=wren_spram1 I2=wren_bram1 I3=wren_bram2 O=wren_bram1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=wren_bram1_SB_LUT4_I2_O[2] I1=valid_op_datapath_SB_LUT4_I2_O[1] I2=matmul_ss_id I3=wren_bram1_SB_LUT4_I2_O[3] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011101111
.gate SB_LUT4 I0=$false I1=v_gen_id I2=clr_SB_LUT4_I2_O[2] I3=wren_bram1_SB_LUT4_I2_O[3] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=$false I1=$false I2=k_gen_id I3=wren_bram1_SB_LUT4_I2_O[3] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=end_inference_SB_LUT4_I2_O[2] I2=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] I3=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr_sel[1] I1=wr_addr_gen_inst.k_ptr_sel[0] I2=end_inference_SB_LUT4_I2_O[2] I3=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011110000
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr_sel[1] I1=wr_addr_gen_inst.k_ptr_sel[0] I2=end_inference_SB_LUT4_I2_O[2] I3=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011110000
.gate SB_LUT4 I0=wr_addr_gen_inst.k_ptr_sel[1] I1=wr_addr_gen_inst.k_ptr_sel[0] I2=end_inference_SB_LUT4_I2_O[2] I3=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011110000
.gate SB_LUT4 I0=$false I1=wr_addr_gen_inst.k_ptr3[9] I2=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] I3=wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[2] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.k_ptr_sel[1] I3=wr_addr_gen_inst.k_ptr_sel[0] O=wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=wr_addr_gen_inst.cnt_mm_ss[1] I3=wr_addr_gen_inst.cnt_mm_ss[0] O=wren_bram1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=v_gen_id I1=valid_result I2=w_en[0] I3=wr_controller_inst.s2p_instance_bram.valid O=wren_bram1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000010000000
.gate SB_LUT4 I0=v_gen_id I1=valid_result I2=w_en[1] I3=wr_controller_inst.s2p_instance_bram.valid O=wren_bram2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000010000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_result I3=w_en[2] O=wren_spram1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_result I3=w_en[3] O=wren_spram2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.names raddr_sel[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[9] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3 stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_1[0]
1 1
.names valid_op_datapath end_inference_SB_LUT4_I2_O[0]
1 1
.names v_gen_id end_inference_SB_LUT4_I2_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.1_RDATA[0]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_9_I1[0]
1 1
.names wr_baddr2[6] wr_addr_bram2_SB_LUT4_O_9_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_9_I3 wr_addr_bram2_SB_LUT4_O_9_I1[3]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[2] stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.stream_cnt[10] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.stream_cnt[9] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names stack_rbaddr[8] stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names raddr_sel[2] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_7_I3[0]
1 1
.names wr_addr_bram2[8] raddr_spike_mem2_SB_LUT4_O_7_I3[1]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_I1[0]
1 1
.names wr_baddr2[9] wr_addr_bram2_SB_LUT4_O_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_I3 wr_addr_bram2_SB_LUT4_O_I1[3]
1 1
.names spike_in en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names data_in_bram1_SB_LUT4_O_1_I2[2] en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[8] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names k_gen_id wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[0]
1 1
.names wr_addr_gen_inst.k_ptr0[9] wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[1]
1 1
.names stack_rbaddr[5] stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names v_gen_id data_in_bram1_SB_LUT4_O_I3[0]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[3] data_in_bram1_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.k_ptr3[9] wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_I3[0]
1 1
.names wr_addr_bram1[1] raddr_spram1_SB_LUT4_O_I3[1]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names en_wr_stack_SB_LUT4_I2_O[3] en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
1 1
.names raddr_sel[2] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names v_gen_id en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names wren_bram1_SB_LUT4_I2_O[3] en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names wr_addr_gen_inst.k_ptr3[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names i_spike_ext[0] i_spike_ext_SB_LUT4_I1_O[0]
1 1
.names i_wren_spike_ext i_spike_ext_SB_LUT4_I1_O[1]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names raddr_sel[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[0]
1 1
.names stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[3] i_spike_ext_SB_LUT4_I0_O[0]
1 1
.names r_baddr2[13] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names read_addr_gen_inst.offset[13] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_11_I1[0]
1 1
.names wr_baddr2[8] wr_addr_bram2_SB_LUT4_O_11_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_11_I3 wr_addr_bram2_SB_LUT4_O_11_I1[3]
1 1
.names $false read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[1]
1 1
.names wr_addr_gen_inst.v_ptr[9] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_I3 read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[3]
1 1
.names raddr_sel[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3[0]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_rbaddr[4] stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[8] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names num_output_neurons[1] valid_read_op_SB_LUT4_O_I2[0]
1 1
.names wr_addr_gen_inst.gen_cnt[1] valid_read_op_SB_LUT4_O_I2[1]
1 1
.names r_baddr2[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
1 1
.names read_addr_gen_inst.offset[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
1 1
.names wr_addr_gen_inst.k_ptr3[8] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names num_output_neurons[8] en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
1 1
.names wr_addr_gen_inst.gen_cnt[8] en_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
1 1
.names wr_addr_gen_inst.k_ptr0[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names num_output_neurons[4] en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
1 1
.names wr_addr_gen_inst.gen_cnt[4] en_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
1 1
.names $false empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[8] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.gen_cnt[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_8_I3[0]
1 1
.names wr_addr_bram1[9] raddr_spike_mem1_SB_LUT4_O_8_I3[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[5] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_bram1[2] raddr_spram1_SB_LUT4_O_1_I3[1]
1 1
.names num_output_neurons[5] en_SB_LUT4_I1_I3[0]
1 1
.names en en_SB_LUT4_I1_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[5] en_SB_LUT4_I1_I3[2]
1 1
.names r_baddr2[0] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
1 1
.names read_addr_gen_inst.offset[0] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_2_I3[0]
1 1
.names wr_addr_bram1[3] raddr_spram1_SB_LUT4_O_2_I3[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[0] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_11_D[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_3_I3[0]
1 1
.names wr_addr_bram1[4] raddr_spram1_SB_LUT4_O_3_I3[1]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_6_I3[0]
1 1
.names wr_addr_bram2[7] raddr_spike_mem2_SB_LUT4_O_6_I3[1]
1 1
.names mode[4] stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_10_I1[0]
1 1
.names wr_baddr2[7] wr_addr_bram2_SB_LUT4_O_10_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_10_I3 wr_addr_bram2_SB_LUT4_O_10_I1[3]
1 1
.names stack_bram_inst.stream_cnt[7] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.stream_cnt[3] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names wr_addr_gen_inst.k_ptr3[5] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names v_gen_id data_in_bram1_SB_LUT4_O_3_I3[0]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[1] data_in_bram1_SB_LUT4_O_3_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[5] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[7] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names v_gen_id data_in_bram1_SB_LUT4_O_2_I3[0]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[2] data_in_bram1_SB_LUT4_O_2_I3[1]
1 1
.names wr_addr_gen_inst.k_ptr3[7] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[5] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names stack_rbaddr[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names sum_spikes[0] data_in_spram1_SB_LUT4_O_15_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_15_I3[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names $false en_SB_LUT4_I2_O[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[0] en_SB_LUT4_I2_O[2]
1 1
.names $false en_SB_LUT4_I2_O[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_8_I1[0]
1 1
.names wr_baddr1[5] wr_addr_bram2_SB_LUT4_O_8_I1[2]
1 1
.names wr_addr_bram1_SB_LUT4_O_8_I3 wr_addr_bram2_SB_LUT4_O_8_I1[3]
1 1
.names sum_spikes[1] data_in_spram1_SB_LUT4_O_8_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_8_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_3_SB_LUT4_I2_O[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_4_I3[0]
1 1
.names wr_addr_bram1[5] raddr_spram1_SB_LUT4_O_4_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[7] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names sum_spikes[2] data_in_spram1_SB_LUT4_O_7_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_7_I3[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names sum_spikes[3] data_in_spram1_SB_LUT4_O_6_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_6_I3[1]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_3_I3[0]
1 1
.names wr_addr_bram1[4] raddr_spike_mem1_SB_LUT4_O_3_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_8[0]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names sum_spikes[4] data_in_spram1_SB_LUT4_O_5_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_5_I3[1]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_3_I1[0]
1 1
.names wr_baddr2[0] wr_addr_bram2_SB_LUT4_O_3_I1[2]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_3_I1[3]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_3[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_3[1]
1 1
.names sum_spikes[5] data_in_spram1_SB_LUT4_O_4_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_4_I3[1]
1 1
.names r_baddr2[7] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[7] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[1]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[2]
1 1
.names sum_spikes[6] data_in_spram1_SB_LUT4_O_3_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_3_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names $false empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I3 empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_8[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_4_I3[0]
1 1
.names wr_addr_bram2[5] raddr_spike_mem2_SB_LUT4_O_4_I3[1]
1 1
.names sum_spikes[7] data_in_spram1_SB_LUT4_O_2_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_2_I3[1]
1 1
.names rst stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names stack_bram_inst.load stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] stack_bram_inst.stack_fsm_pop_inst.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names r_baddr2[6] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[6] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_5_I3[0]
1 1
.names wr_addr_bram2[6] raddr_spike_mem2_SB_LUT4_O_5_I3[1]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[0] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[2]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[3]
1 1
.names mode[4] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names sum_spikes[8] data_in_spram1_SB_LUT4_O_1_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_1_I3[1]
1 1
.names num_input_neurons[2] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_13_I3[0]
1 1
.names wr_addr_bram1[0] raddr_spram1_SB_LUT4_O_13_I3[1]
1 1
.names stack_rbaddr[6] stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names sum_spikes[9] data_in_spram1_SB_LUT4_O_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O[1]
1 1
.names stack_bram_inst.stream_cnt[8] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.stream_cnt[1] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names sum_spikes[10] data_in_spram1_SB_LUT4_O_14_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_14_I3[1]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[5] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
1 1
.names wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 wr_addr_gen_inst.offset_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_3[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names sum_spikes[11] data_in_spram1_SB_LUT4_O_13_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_13_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_4[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_4[0]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_11_I3[0]
1 1
.names wr_addr_bram1[0] raddr_spike_mem1_SB_LUT4_O_11_I3[1]
1 1
.names sum_spikes[12] data_in_spram1_SB_LUT4_O_12_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_12_I3[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_4[0]
1 1
.names sum_spikes[13] data_in_spram1_SB_LUT4_O_11_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_11_I3[1]
1 1
.names valid_op_datapath wren_bram1_SB_LUT4_I2_O[0]
1 1
.names rst wren_bram1_SB_LUT4_I2_O[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D[3]
1 1
.names wren_bram1_SB_LUT4_I2_O[3] wr_addr_gen_inst.cnt_mm_ss_SB_DFFESR_Q_R[0]
1 1
.names sum_spikes[14] data_in_spram1_SB_LUT4_O_10_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_10_I3[1]
1 1
.names raddr_sel[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[7] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names sum_spikes[15] data_in_spram1_SB_LUT4_O_9_I3[0]
1 1
.names mode[2] data_in_spram1_SB_LUT4_O_9_I3[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names use_stack valid_read_data_SB_LUT4_O_I2[0]
1 1
.names valid_read_data_SB_LUT4_O_I3[1] valid_read_data_SB_LUT4_O_I2[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names sum_spikes[0] data_in_spram2_SB_LUT4_O_15_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_15_I3[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[1] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
1 1
.names wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 wr_addr_gen_inst.offset_v_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.stream_cnt[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O[1]
1 1
.names sum_spikes[1] data_in_spram2_SB_LUT4_O_8_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_8_I3[1]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_1_SB_LUT4_I2_O[1]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[2] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
1 1
.names wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 wr_addr_gen_inst.offset_v_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_SB_LUT4_I2_O[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names sum_spikes[2] data_in_spram2_SB_LUT4_O_7_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_7_I3[1]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names r_baddr1[0] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[3] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[2]
1 1
.names wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 wr_addr_gen_inst.offset_v_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[3]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[1]
1 1
.names sum_spikes[3] data_in_spram2_SB_LUT4_O_6_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_6_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_1[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names first_timestep stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[3] stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[3]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names $false wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
1 1
.names wr_addr_gen_inst.offset_v[4] wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
1 1
.names wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 wr_addr_gen_inst.offset_v_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.8_RDATA[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names stack_bram_inst.stream_cnt[4] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.stream_cnt[2] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA[0]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_3[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names v_gen_id stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[0]
1 1
.names use_v stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[1]
1 1
.names stack_bram_inst.load_push_stack_d stack_bram_inst.valid_data_ddd_SB_LUT4_I2_O[2]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_1[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_1[1]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_2_I3[0]
1 1
.names wr_addr_bram2[3] raddr_spike_mem2_SB_LUT4_O_2_I3[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q[2]
1 1
.names num_input_neurons[1] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_6_I1[0]
1 1
.names wr_baddr2[3] wr_addr_bram2_SB_LUT4_O_6_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_6_I3 wr_addr_bram2_SB_LUT4_O_6_I1[3]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_2_I3[0]
1 1
.names wr_addr_bram1[3] raddr_spike_mem1_SB_LUT4_O_2_I3[1]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_3[0]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[3] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_1_I2[1]
1 1
.names stack_rbaddr[7] stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.k_ptr3[3] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_dd stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names r_en_ext stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names r_en_ext stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] stack_bram_inst.curr_wentries_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D[0]
1 1
.names stack_bram_inst.curr_wentries[5] load_stack_wentries_en_SB_LUT4_I2_O[1]
1 1
.names $true load_stack_wentries_en_SB_LUT4_I2_O[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I3 load_stack_wentries_en_SB_LUT4_I2_O[3]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[3] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_4_I1[0]
1 1
.names wr_baddr1[1] wr_addr_bram2_SB_LUT4_O_4_I1[2]
1 1
.names wr_addr_bram1_SB_LUT4_O_4_I3 wr_addr_bram2_SB_LUT4_O_4_I1[3]
1 1
.names r_en_ext empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_O_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[3] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[2] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2[0]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.valid_data_dd stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names num_input_neurons[9] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D[0] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
1 1
.names v_gen_id stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names stack_bram_inst.load_stack_wentries_pulse_d stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.gen_cnt[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names r_en_ext stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names stack_bram_inst.pulse_usev_renext_latched stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names raddr_sel[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_Q_1_D_SB_LUT4_I3_O[1]
1 1
.names wr_addr_gen_inst.k_ptr3[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names r_baddr2[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names wr_addr_gen_inst.k_ptr0[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_9_I1_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.rd_active_entries[0] empty_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_8_I1_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_7_I1_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_6_I1_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_5_I1_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.curr_wentries_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.curr_wentries[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O[0]
1 1
.names load_stack_wentries_en_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_3_I1_SB_LUT4_I3_O[2]
1 1
.names wr_addr_gen_inst.k_ptr3[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_10_I1_SB_LUT4_I3_O[0]
1 1
.names r_baddr2[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
1 1
.names read_addr_gen_inst.offset[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
1 1
.names v_gen_id empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.offset_v[11] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_5_I1[0]
1 1
.names wr_baddr1[2] wr_addr_bram2_SB_LUT4_O_5_I1[2]
1 1
.names wr_addr_bram1_SB_LUT4_O_5_I3 wr_addr_bram2_SB_LUT4_O_5_I1[3]
1 1
.names v_gen_id stack_bram_inst.curr_wentries_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names use_v stack_bram_inst.curr_wentries_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names i_spike_ext_SB_LUT4_I0_O[1] stack_bram_inst.curr_wentries_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names mode[4] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names valid_data_ext valid_data_ext_SB_LUT4_I0_I3[0]
1 1
.names rst valid_data_ext_SB_LUT4_I0_I3[1]
1 1
.names stack_bram_inst.stack_fsm_pop_inst.state[4] valid_data_ext_SB_LUT4_I0_I3[2]
1 1
.names r_baddr2[5] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[5] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_2[0]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_bram1[2] raddr_spike_mem1_SB_LUT4_O_1_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_5[0]
1 1
.names rst stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names num_input_neurons[10] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D_SB_LUT4_I3_I2 read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_1_D[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_2[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.7_RDATA_2[1]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] stack_bram_inst.curr_wentries_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_5[0]
1 1
.names stack_bram_inst.load valid_data_ext_SB_LUT4_I1_O[0]
1 1
.names stack_bram_inst.bram_stack.enb_SB_LUT4_O_I3[0] valid_data_ext_SB_LUT4_I1_O[2]
1 1
.names en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] valid_data_ext_SB_LUT4_I1_O[3]
1 1
.names mode[4] stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names v_gen_id data_in_bram1_SB_LUT4_O_1_I2[0]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[0] data_in_bram1_SB_LUT4_O_1_I2[1]
1 1
.names rst stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[0]
1 1
.names valid_data_ext_SB_LUT4_I1_O[1] stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[1]
1 1
.names en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[2] stack_bram_inst.valid_data_d_SB_LUT4_I1_I3[2]
1 1
.names num_input_neurons[6] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_2_D_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] stack_bram_inst.curr_wentries_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names use_v empty_SB_LUT4_O_I2[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[3] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] wr_addr_bram2_SB_LUT4_O_11_I1_SB_LUT4_I3_O[0]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_3_I3[0]
1 1
.names wr_addr_bram2[4] raddr_spike_mem2_SB_LUT4_O_3_I3[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] stack_bram_inst.curr_wentries_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O[0]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_11_I3[0]
1 1
.names wr_addr_bram2[0] raddr_spike_mem2_SB_LUT4_O_11_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names $false empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_1_D_SB_LUT4_O_I3 empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.2_RDATA_SB_LUT4_I2_O[1]
1 1
.names $false wr_addr_bram2_SB_LUT4_O_7_I1[0]
1 1
.names wr_baddr2[4] wr_addr_bram2_SB_LUT4_O_7_I1[2]
1 1
.names wr_addr_bram2_SB_LUT4_O_7_I3 wr_addr_bram2_SB_LUT4_O_7_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.2_RDATA[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_1[0]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] stack_bram_inst.curr_wentries_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
1 1
.names sum_spikes[15] data_in_spram2_SB_LUT4_O_9_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_9_I3[1]
1 1
.names sum_spikes[14] data_in_spram2_SB_LUT4_O_10_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_10_I3[1]
1 1
.names sum_spikes[13] data_in_spram2_SB_LUT4_O_11_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_11_I3[1]
1 1
.names sum_spikes[12] data_in_spram2_SB_LUT4_O_12_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_12_I3[1]
1 1
.names sum_spikes[11] data_in_spram2_SB_LUT4_O_13_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_13_I3[1]
1 1
.names sum_spikes[10] data_in_spram2_SB_LUT4_O_14_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_14_I3[1]
1 1
.names sum_spikes[9] data_in_spram2_SB_LUT4_O_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
1 1
.names stack_bram_inst.curr_wentries[0] empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
1 1
.names empty_SB_LUT4_O_I1 empty_SB_LUT4_O_I1_SB_LUT4_I3_I2[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.7_RDATA[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.7_RDATA[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names sum_spikes[8] data_in_spram2_SB_LUT4_O_1_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_1_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_1[0]
1 1
.names sum_spikes[7] data_in_spram2_SB_LUT4_O_2_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_2_I3[1]
1 1
.names stack_bram_inst.stream_cnt[11] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.stream_cnt[6] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names sum_spikes[6] data_in_spram2_SB_LUT4_O_3_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_3_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[4] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names sum_spikes[5] data_in_spram2_SB_LUT4_O_4_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_4_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[1] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_I3[0]
1 1
.names wr_addr_bram1[1] raddr_spike_mem1_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[5] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names sum_spikes[4] data_in_spram2_SB_LUT4_O_5_I3[0]
1 1
.names mode[2] data_in_spram2_SB_LUT4_O_5_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_2[0]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_12_I2[0]
1 1
.names wr_addr_spram2[13] raddr_spram2_SB_LUT4_O_12_I2[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[6] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_11_I3[0]
1 1
.names wr_addr_spram2[12] raddr_spram2_SB_LUT4_O_11_I3[1]
1 1
.names wr_controller_inst.ctrl_reg_ll[10] last_layer_SB_LUT4_I2_O[0]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_10_I3[0]
1 1
.names wr_addr_bram2[11] raddr_spram2_SB_LUT4_O_10_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[7] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_9_I3[0]
1 1
.names wr_addr_bram2[10] raddr_spram2_SB_LUT4_O_9_I3[1]
1 1
.names wr_addr_gen_inst.k_ptr3[4] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_8_I3[0]
1 1
.names wr_addr_bram2[9] raddr_spram2_SB_LUT4_O_8_I3[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_7_I3[0]
1 1
.names wr_addr_bram2[8] raddr_spram2_SB_LUT4_O_7_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_2[0]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_6_I3[0]
1 1
.names wr_addr_bram2[7] raddr_spram2_SB_LUT4_O_6_I3[1]
1 1
.names $false read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[1]
1 1
.names wr_addr_gen_inst.v_ptr[5] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_I0_I3 read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D[3]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_5_I3[0]
1 1
.names wr_addr_bram2[6] raddr_spram2_SB_LUT4_O_5_I3[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[4] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_4_I3[0]
1 1
.names wr_addr_bram2[5] raddr_spram2_SB_LUT4_O_4_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_2[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_2[1]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_3_I3[0]
1 1
.names wr_addr_bram2[4] raddr_spram2_SB_LUT4_O_3_I3[1]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_2_I3[0]
1 1
.names wr_addr_bram2[3] raddr_spram2_SB_LUT4_O_2_I3[1]
1 1
.names wr_controller_inst.s2p_instance_bram.valid wr_controller_inst.s2p_instance_bram.cnt_SB_DFFESR_Q_E[0]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_bram2[2] raddr_spram2_SB_LUT4_O_1_I3[1]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_I3[0]
1 1
.names wr_addr_bram2[1] raddr_spram2_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[3] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2[0]
1 1
.names wr_addr_spram1[13] raddr_spram1_SB_LUT4_O_12_I2[1]
1 1
.names valid_result clr_SB_LUT4_I2_O[0]
1 1
.names mode[3] clr_SB_LUT4_I2_O[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_11_I3[0]
1 1
.names wr_addr_spram1[12] raddr_spram1_SB_LUT4_O_11_I3[1]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O[0] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.curr_wentries[8] stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_10_I3[0]
1 1
.names wr_addr_bram1[11] raddr_spram1_SB_LUT4_O_10_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_2[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_9_I3[0]
1 1
.names wr_addr_bram1[10] raddr_spram1_SB_LUT4_O_9_I3[1]
1 1
.names v_gen_id stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_dd stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_8_I3[0]
1 1
.names wr_addr_bram1[9] raddr_spram1_SB_LUT4_O_8_I3[1]
1 1
.names matmul_ss_id raddr_spram2_SB_LUT4_O_13_I3[0]
1 1
.names wr_addr_bram2[0] raddr_spram2_SB_LUT4_O_13_I3[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_7_I3[0]
1 1
.names wr_addr_bram1[8] raddr_spram1_SB_LUT4_O_7_I3[1]
1 1
.names stack_bram_inst.rd_active_entries[2] empty_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names stack_bram_inst.rd_active_entries[1] empty_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_6_I3[0]
1 1
.names wr_addr_bram1[7] raddr_spram1_SB_LUT4_O_6_I3[1]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_5_I3[0]
1 1
.names wr_addr_bram1[6] raddr_spram1_SB_LUT4_O_5_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[1] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[0]
1 1
.names empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q[0] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3[1]
1 1
.names num_input_neurons[5] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_9_I3[0]
1 1
.names wr_addr_bram2[10] raddr_spike_mem2_SB_LUT4_O_9_I3[1]
1 1
.names r_baddr2[4] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[4] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names stack_rbaddr[11] stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names stack_rbaddr[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names $false stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names raddr_sel[2] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names $false stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3 stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names use_v wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names wr_addr_gen_inst.gen_cnt[6] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[2] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[6] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[4] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names clr_SB_LUT4_I2_O[2] valid_read_data_SB_LUT4_O_I3[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_8_I3[0]
1 1
.names wr_addr_bram2[9] raddr_spike_mem2_SB_LUT4_O_8_I3[1]
1 1
.names i_load_input_stack_entries en_wr_stack_SB_LUT4_I2_O[0]
1 1
.names valid_op_datapath en_wr_stack_SB_LUT4_I2_O[1]
1 1
.names v_gen_id en_wr_stack_SB_LUT4_I2_O[2]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names matmul_ss_id raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names r_baddr1[9] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names num_input_neurons[4] read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
1 1
.names rst wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
1 1
.names en_rd_addr_gen valid_read_data_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_6_SB_LUT4_I2_O[1]
1 1
.names en_rd_addr_gen valid_read_data_SB_LUT4_I3_I2[0]
1 1
.names clr_SB_LUT4_I2_O[2] valid_read_data_SB_LUT4_I3_I2[1]
1 1
.names valid_read_data valid_read_data_SB_LUT4_I3_I2[3]
1 1
.names mode[0] matmul_ss_id_SB_LUT4_O_I3[0]
1 1
.names en matmul_ss_id_SB_LUT4_O_I3[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names valid_op_datapath wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[0]
1 1
.names use_v wr_addr_gen_inst.offset_logic_addr_use_v_SB_DFFESR_Q_R[1]
1 1
.names stack_rbaddr[10] stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names v_gen_id en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.valid_data_d en_wr_stack_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names stream_out_SB_LUT4_I2_O[3] stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_6[0]
1 1
.names stack_rbaddr[9] stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_rbaddr[2] stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names stack_rbaddr[1] stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names r_baddr2[8] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[8] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names stack_rbaddr[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names stream_out_SB_LUT4_I2_O[0] stack_bram_inst.stream_cnt_SB_DFFE_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.0_RDATA_6[0]
1 1
.names mode[4] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names stack_bram_inst.curr_wentries[4] stack_bram_inst.valid_data_d_SB_LUT4_I2_O[1]
1 1
.names empty_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO stack_bram_inst.valid_data_d_SB_LUT4_I2_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_7[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_7[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_5_SB_LUT4_I2_O[1]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names wren_bram1_SB_LUT4_I2_O[2] valid_op_datapath_SB_LUT4_I2_O[0]
1 1
.names matmul_ss_id valid_op_datapath_SB_LUT4_I2_O[2]
1 1
.names wren_bram1_SB_LUT4_I2_O[3] valid_op_datapath_SB_LUT4_I2_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.5_RDATA_6[0]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] stack_bram_inst.curr_wentries_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.3_RDATA_4[0]
1 1
.names first_timestep stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
1 1
.names stack_bram_inst.load_push_stack_d_SB_LUT4_I2_O[1] stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_2_SB_LUT4_I2_O_SB_LUT4_I1_O[3] stack_bram_inst.curr_wentries_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
1 1
.names wr_addr_gen_inst.k_ptr3[6] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr_sel_SB_DFFESR_Q_D[1] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.1_RDATA_2[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_7_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names last_layer_SB_LUT4_I2_O[2] wr_controller_inst.valid_dout_ll_SB_DFFSR_Q_D[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[0] stack_bram_inst.bram_stack.ram.0.8_RDATA_5[0]
1 1
.names stack_bram_inst.stream_cnt[5] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.stream_cnt[0] stack_bram_inst.load_d_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names rst stream_out_SB_LUT4_I1_1_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[0] stack_bram_inst.bram_stack.ram.0.6_RDATA_2[0]
1 1
.names rst clr_valid_ll_ext_SB_LUT4_I3_O[0]
1 1
.names end_inference_SB_LUT4_I2_O[2] wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
1 1
.names k_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_gen_inst.k_ptr0[6] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names wren_bram1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2[2] wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names last_layer_SB_LUT4_I2_O[1] clr_valid_ll_ext_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_10_I3[0]
1 1
.names wr_addr_bram2[11] raddr_spike_mem2_SB_LUT4_O_10_I3[1]
1 1
.names $false empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names stack_bram_inst.valid_data_d_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO empty_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names r_baddr2[9] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[0]
1 1
.names read_addr_gen_inst.offset[9] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_1_I2[1]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_4_I3[0]
1 1
.names wr_addr_bram1[5] raddr_spike_mem1_SB_LUT4_O_4_I3[1]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_5_I3[0]
1 1
.names wr_addr_bram1[6] raddr_spike_mem1_SB_LUT4_O_5_I3[1]
1 1
.names raddr_sel[1] raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_6_I3[0]
1 1
.names wr_addr_bram1[7] raddr_spike_mem1_SB_LUT4_O_6_I3[1]
1 1
.names mode[4] valid_addr_stack_sig_SB_LUT4_I3_O[0]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_7_I3[0]
1 1
.names wr_addr_bram1[8] raddr_spike_mem1_SB_LUT4_O_7_I3[1]
1 1
.names v_gen_id wr_addr_bram2_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_9_I3[0]
1 1
.names wr_addr_bram1[10] raddr_spike_mem1_SB_LUT4_O_9_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1] valid_addr_stack_sig_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
1 1
.names v_gen_id raddr_spike_mem1_SB_LUT4_O_10_I3[0]
1 1
.names wr_addr_bram1[11] raddr_spike_mem1_SB_LUT4_O_10_I3[1]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_I3[0]
1 1
.names wr_addr_bram2[1] raddr_spike_mem2_SB_LUT4_O_I3[1]
1 1
.names $false raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI raddr_spram1_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names v_gen_id raddr_spike_mem2_SB_LUT4_O_1_I3[0]
1 1
.names wr_addr_bram2[2] raddr_spike_mem2_SB_LUT4_O_1_I3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_7[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_4[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_5[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_3[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_7[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_5[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_4[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_3[6] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA[1] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.8_RDATA_3[7] stack_bram_inst.bram_stack.ram.0.8_RDATA_6[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_4[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_3[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA[1] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA_1[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.7_RDATA[2] stack_bram_inst.bram_stack.ram.0.7_RDATA_4[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_5[1] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_8[2] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_6[2] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.6_RDATA[1] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_3[1] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.6_RDATA_1[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_8[1] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_6[1] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_5[2] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_4[1] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_3[2] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA_1[2] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.5_RDATA[2] stack_bram_inst.bram_stack.ram.0.5_RDATA_7[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.4_RDATA[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_3[1] stack_bram_inst.bram_stack.ram.0.4_RDATA[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_6[1] stack_bram_inst.bram_stack.ram.0.4_RDATA[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_4[2] stack_bram_inst.bram_stack.ram.0.4_RDATA[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA[2] stack_bram_inst.bram_stack.ram.0.4_RDATA[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA[1] stack_bram_inst.bram_stack.ram.0.4_RDATA[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.4_RDATA[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.4_RDATA[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_6[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_4[1] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_3[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_3[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA_1[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.3_RDATA[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_1[2] stack_bram_inst.bram_stack.ram.0.3_RDATA_5[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_4[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_3[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA[2] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.2_RDATA[1] stack_bram_inst.bram_stack.ram.0.2_RDATA_4[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_5[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_8[1] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_6[1] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_RDATA[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_1[2] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_3[1] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_2[1] stack_bram_inst.bram_stack.ram.0.1_RDATA_1[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_8[2] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_6[2] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_5[1] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_4[2] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_3[2] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_2[2] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA_1[1] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.0_RDATA[1] stack_bram_inst.bram_stack.ram.0.0_RDATA_7[14]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_3_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[13]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[4]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[5]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[6]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[7]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[8]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[9]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[10]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[11]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[14] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[12]
1 1
.names stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_O_I3_SB_LUT4_I2_O[15] stack_bram_inst.bram_stack.ram.0.1_WCLKE_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[13]
1 1
.names wr_controller_inst.active_group_out active_group_out
1 1
.names data_in_bram1[0] data_in_bram2[0]
1 1
.names data_in_bram1[1] data_in_bram2[1]
1 1
.names data_in_bram1[2] data_in_bram2[2]
1 1
.names data_in_bram1[3] data_in_bram2[3]
1 1
.names stack_bram_inst.done done_stack
1 1
.names empty empty_sig
1 1
.names wr_addr_gen_inst.k_ptr[0] k_ptr[0]
1 1
.names wr_addr_gen_inst.k_ptr[1] k_ptr[1]
1 1
.names wr_addr_gen_inst.k_ptr[2] k_ptr[2]
1 1
.names wr_addr_gen_inst.k_ptr[3] k_ptr[3]
1 1
.names wr_addr_gen_inst.k_ptr[4] k_ptr[4]
1 1
.names wr_addr_gen_inst.k_ptr[5] k_ptr[5]
1 1
.names wr_addr_gen_inst.k_ptr[6] k_ptr[6]
1 1
.names wr_addr_gen_inst.k_ptr[7] k_ptr[7]
1 1
.names wr_addr_gen_inst.k_ptr[8] k_ptr[8]
1 1
.names wr_addr_gen_inst.k_ptr[9] k_ptr[9]
1 1
.names wr_addr_gen_inst.logic_addr[0] logic_addr[0]
1 1
.names wr_addr_gen_inst.logic_addr[1] logic_addr[1]
1 1
.names wr_addr_gen_inst.logic_addr[2] logic_addr[2]
1 1
.names wr_addr_gen_inst.logic_addr[3] logic_addr[3]
1 1
.names wr_addr_gen_inst.logic_addr[4] logic_addr[4]
1 1
.names wr_addr_gen_inst.logic_addr[5] logic_addr[5]
1 1
.names wr_addr_gen_inst.logic_addr[6] logic_addr[6]
1 1
.names wr_addr_gen_inst.logic_addr[7] logic_addr[7]
1 1
.names wr_addr_gen_inst.logic_addr[8] logic_addr[8]
1 1
.names wr_addr_gen_inst.logic_addr[9] logic_addr[9]
1 1
.names num_input_neurons[0] num_input_neurons_mux_stage1[0]
1 1
.names num_input_neurons[1] num_input_neurons_mux_stage1[1]
1 1
.names num_input_neurons[2] num_input_neurons_mux_stage1[2]
1 1
.names num_input_neurons[3] num_input_neurons_mux_stage1[3]
1 1
.names num_input_neurons[4] num_input_neurons_mux_stage1[4]
1 1
.names num_input_neurons[5] num_input_neurons_mux_stage1[5]
1 1
.names num_input_neurons[6] num_input_neurons_mux_stage1[6]
1 1
.names num_input_neurons[7] num_input_neurons_mux_stage1[7]
1 1
.names num_input_neurons[8] num_input_neurons_mux_stage1[8]
1 1
.names num_input_neurons[9] num_input_neurons_mux_stage1[9]
1 1
.names num_input_neurons[10] num_input_neurons_mux_stage1[10]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[0] num_input_neurons_mux_stage2[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[1] num_input_neurons_mux_stage2[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[2] num_input_neurons_mux_stage2[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[3] num_input_neurons_mux_stage2[3]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[4] num_input_neurons_mux_stage2[4]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[5] num_input_neurons_mux_stage2[5]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[6] num_input_neurons_mux_stage2[6]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[7] num_input_neurons_mux_stage2[7]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[8] num_input_neurons_mux_stage2[8]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[9] num_input_neurons_mux_stage2[9]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[10] num_input_neurons_mux_stage2[10]
1 1
.names stack_bram_inst.offset_mm_si offset_mm_si
1 1
.names read_addr_gen_inst.out1[0] out1[0]
1 1
.names read_addr_gen_inst.out1[1] out1[1]
1 1
.names read_addr_gen_inst.out1[2] out1[2]
1 1
.names read_addr_gen_inst.out1[3] out1[3]
1 1
.names read_addr_gen_inst.out1[4] out1[4]
1 1
.names read_addr_gen_inst.out1[5] out1[5]
1 1
.names read_addr_gen_inst.out1[6] out1[6]
1 1
.names read_addr_gen_inst.out1[7] out1[7]
1 1
.names read_addr_gen_inst.out1[8] out1[8]
1 1
.names read_addr_gen_inst.out1[9] out1[9]
1 1
.names read_addr_gen_inst.out1[10] out1[10]
1 1
.names read_addr_gen_inst.out1[11] out1[11]
1 1
.names read_addr_gen_inst.out1[12] out1[12]
1 1
.names read_addr_gen_inst.out1[13] out1[13]
1 1
.names read_addr_gen_inst.out2[0] out2[0]
1 1
.names read_addr_gen_inst.out2[1] out2[1]
1 1
.names read_addr_gen_inst.out2[2] out2[2]
1 1
.names read_addr_gen_inst.out2[3] out2[3]
1 1
.names read_addr_gen_inst.out2[4] out2[4]
1 1
.names read_addr_gen_inst.out2[5] out2[5]
1 1
.names read_addr_gen_inst.out2[6] out2[6]
1 1
.names read_addr_gen_inst.out2[7] out2[7]
1 1
.names read_addr_gen_inst.out2[8] out2[8]
1 1
.names read_addr_gen_inst.out2[9] out2[9]
1 1
.names read_addr_gen_inst.out2[10] out2[10]
1 1
.names read_addr_gen_inst.out2[11] out2[11]
1 1
.names read_addr_gen_inst.out2[12] out2[12]
1 1
.names read_addr_gen_inst.out2[13] out2[13]
1 1
.names wr_controller_inst.dout_ll[0] output_last_layer[0]
1 1
.names wr_controller_inst.dout_ll[1] output_last_layer[1]
1 1
.names wr_controller_inst.dout_ll[2] output_last_layer[2]
1 1
.names wr_controller_inst.dout_ll[3] output_last_layer[3]
1 1
.names wr_controller_inst.dout_ll[4] output_last_layer[4]
1 1
.names wr_controller_inst.dout_ll[5] output_last_layer[5]
1 1
.names wr_controller_inst.dout_ll[6] output_last_layer[6]
1 1
.names wr_controller_inst.dout_ll[7] output_last_layer[7]
1 1
.names wr_controller_inst.dout_ll[8] output_last_layer[8]
1 1
.names wr_controller_inst.dout_ll[9] output_last_layer[9]
1 1
.names wr_controller_inst.dout_ll[10] output_last_layer[10]
1 1
.names wr_controller_inst.dout_ll[11] output_last_layer[11]
1 1
.names wr_controller_inst.dout_ll[12] output_last_layer[12]
1 1
.names r_baddr1[0] read_addr_gen_inst.base_addr1[0]
1 1
.names r_baddr1[1] read_addr_gen_inst.base_addr1[1]
1 1
.names r_baddr1[2] read_addr_gen_inst.base_addr1[2]
1 1
.names r_baddr1[3] read_addr_gen_inst.base_addr1[3]
1 1
.names r_baddr1[4] read_addr_gen_inst.base_addr1[4]
1 1
.names r_baddr1[5] read_addr_gen_inst.base_addr1[5]
1 1
.names r_baddr1[6] read_addr_gen_inst.base_addr1[6]
1 1
.names r_baddr1[7] read_addr_gen_inst.base_addr1[7]
1 1
.names r_baddr1[8] read_addr_gen_inst.base_addr1[8]
1 1
.names r_baddr1[9] read_addr_gen_inst.base_addr1[9]
1 1
.names r_baddr1[10] read_addr_gen_inst.base_addr1[10]
1 1
.names r_baddr1[11] read_addr_gen_inst.base_addr1[11]
1 1
.names r_baddr1[12] read_addr_gen_inst.base_addr1[12]
1 1
.names r_baddr1[13] read_addr_gen_inst.base_addr1[13]
1 1
.names r_baddr2[0] read_addr_gen_inst.base_addr2[0]
1 1
.names r_baddr2[1] read_addr_gen_inst.base_addr2[1]
1 1
.names r_baddr2[2] read_addr_gen_inst.base_addr2[2]
1 1
.names r_baddr2[3] read_addr_gen_inst.base_addr2[3]
1 1
.names r_baddr2[4] read_addr_gen_inst.base_addr2[4]
1 1
.names r_baddr2[5] read_addr_gen_inst.base_addr2[5]
1 1
.names r_baddr2[6] read_addr_gen_inst.base_addr2[6]
1 1
.names r_baddr2[7] read_addr_gen_inst.base_addr2[7]
1 1
.names r_baddr2[8] read_addr_gen_inst.base_addr2[8]
1 1
.names r_baddr2[9] read_addr_gen_inst.base_addr2[9]
1 1
.names r_baddr2[10] read_addr_gen_inst.base_addr2[10]
1 1
.names r_baddr2[11] read_addr_gen_inst.base_addr2[11]
1 1
.names r_baddr2[12] read_addr_gen_inst.base_addr2[12]
1 1
.names r_baddr2[13] read_addr_gen_inst.base_addr2[13]
1 1
.names clk read_addr_gen_inst.clk
1 1
.names clr read_addr_gen_inst.clr
1 1
.names clk read_addr_gen_inst.cnt_addr_gen.clk
1 1
.names en_rd_addr_gen read_addr_gen_inst.cnt_addr_gen.en
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.mm_ss
1 1
.names rst read_addr_gen_inst.cnt_addr_gen.rst
1 1
.names $false read_addr_gen_inst.cnt_addr_gen.step[1]
1 1
.names matmul_ss_id read_addr_gen_inst.cnt_addr_gen.step[2]
1 1
.names $false read_addr_gen_inst.cnt_addr_gen.target[11]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[0] read_addr_gen_inst.cnt_out1[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[1] read_addr_gen_inst.cnt_out1[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[2] read_addr_gen_inst.cnt_out1[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[3] read_addr_gen_inst.cnt_out1[3]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[4] read_addr_gen_inst.cnt_out1[4]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[5] read_addr_gen_inst.cnt_out1[5]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[6] read_addr_gen_inst.cnt_out1[6]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[7] read_addr_gen_inst.cnt_out1[7]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[8] read_addr_gen_inst.cnt_out1[8]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[9] read_addr_gen_inst.cnt_out1[9]
1 1
.names read_addr_gen_inst.cnt_addr_gen.cnt[10] read_addr_gen_inst.cnt_out1[10]
1 1
.names en_rd_addr_gen read_addr_gen_inst.en
1 1
.names $false read_addr_gen_inst.extended_adders_in[10]
1 1
.names $false read_addr_gen_inst.extended_adders_in[11]
1 1
.names $false read_addr_gen_inst.extended_adders_in[12]
1 1
.names $false read_addr_gen_inst.extended_adders_in[13]
1 1
.names matmul_ss_id read_addr_gen_inst.matmul_ss_id
1 1
.names mode[0] read_addr_gen_inst.mode[0]
1 1
.names mode[1] read_addr_gen_inst.mode[1]
1 1
.names mode[2] read_addr_gen_inst.mode[2]
1 1
.names mode[3] read_addr_gen_inst.mode[3]
1 1
.names mode[4] read_addr_gen_inst.mode[4]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[0] read_addr_gen_inst.num_input_neurons[0]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[1] read_addr_gen_inst.num_input_neurons[1]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[2] read_addr_gen_inst.num_input_neurons[2]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[3] read_addr_gen_inst.num_input_neurons[3]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[4] read_addr_gen_inst.num_input_neurons[4]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[5] read_addr_gen_inst.num_input_neurons[5]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[6] read_addr_gen_inst.num_input_neurons[6]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[7] read_addr_gen_inst.num_input_neurons[7]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[8] read_addr_gen_inst.num_input_neurons[8]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[9] read_addr_gen_inst.num_input_neurons[9]
1 1
.names read_addr_gen_inst.cnt_addr_gen.target[10] read_addr_gen_inst.num_input_neurons[10]
1 1
.names addr_offset_ext[0] read_addr_gen_inst.offset_ext[0]
1 1
.names addr_offset_ext[1] read_addr_gen_inst.offset_ext[1]
1 1
.names addr_offset_ext[2] read_addr_gen_inst.offset_ext[2]
1 1
.names addr_offset_ext[3] read_addr_gen_inst.offset_ext[3]
1 1
.names addr_offset_ext[4] read_addr_gen_inst.offset_ext[4]
1 1
.names addr_offset_ext[5] read_addr_gen_inst.offset_ext[5]
1 1
.names addr_offset_ext[6] read_addr_gen_inst.offset_ext[6]
1 1
.names addr_offset_ext[6] read_addr_gen_inst.offset_ext[7]
1 1
.names addr_offset_ext[6] read_addr_gen_inst.offset_ext[8]
1 1
.names addr_offset_ext[6] read_addr_gen_inst.offset_ext[9]
1 1
.names read_addr_gen_inst.offset[0] read_addr_gen_inst.offset_extended[0]
1 1
.names read_addr_gen_inst.offset[1] read_addr_gen_inst.offset_extended[1]
1 1
.names read_addr_gen_inst.offset[2] read_addr_gen_inst.offset_extended[2]
1 1
.names read_addr_gen_inst.offset[3] read_addr_gen_inst.offset_extended[3]
1 1
.names read_addr_gen_inst.offset[4] read_addr_gen_inst.offset_extended[4]
1 1
.names read_addr_gen_inst.offset[5] read_addr_gen_inst.offset_extended[5]
1 1
.names read_addr_gen_inst.offset[6] read_addr_gen_inst.offset_extended[6]
1 1
.names read_addr_gen_inst.offset[7] read_addr_gen_inst.offset_extended[7]
1 1
.names read_addr_gen_inst.offset[8] read_addr_gen_inst.offset_extended[8]
1 1
.names read_addr_gen_inst.offset[9] read_addr_gen_inst.offset_extended[9]
1 1
.names read_addr_gen_inst.offset[10] read_addr_gen_inst.offset_extended[10]
1 1
.names read_addr_gen_inst.offset[11] read_addr_gen_inst.offset_extended[11]
1 1
.names read_addr_gen_inst.offset[12] read_addr_gen_inst.offset_extended[12]
1 1
.names read_addr_gen_inst.offset[13] read_addr_gen_inst.offset_extended[13]
1 1
.names read_addr_gen_inst.offset[13] read_addr_gen_inst.offset_extended[14]
1 1
.names read_addr_gen_inst.out2[0] read_addr_gen_inst.out22[0]
1 1
.names read_addr_gen_inst.out2[1] read_addr_gen_inst.out22[1]
1 1
.names read_addr_gen_inst.out2[2] read_addr_gen_inst.out22[2]
1 1
.names read_addr_gen_inst.out2[3] read_addr_gen_inst.out22[3]
1 1
.names read_addr_gen_inst.out2[4] read_addr_gen_inst.out22[4]
1 1
.names read_addr_gen_inst.out2[5] read_addr_gen_inst.out22[5]
1 1
.names read_addr_gen_inst.out2[6] read_addr_gen_inst.out22[6]
1 1
.names read_addr_gen_inst.out2[7] read_addr_gen_inst.out22[7]
1 1
.names read_addr_gen_inst.out2[8] read_addr_gen_inst.out22[8]
1 1
.names read_addr_gen_inst.out2[9] read_addr_gen_inst.out22[9]
1 1
.names read_addr_gen_inst.out2[10] read_addr_gen_inst.out22[10]
1 1
.names read_addr_gen_inst.out2[11] read_addr_gen_inst.out22[11]
1 1
.names read_addr_gen_inst.out2[12] read_addr_gen_inst.out22[12]
1 1
.names read_addr_gen_inst.out2[13] read_addr_gen_inst.out22[13]
1 1
.names $undef read_addr_gen_inst.out22[14]
1 1
.names $false read_addr_gen_inst.out2_mux[11]
1 1
.names $false read_addr_gen_inst.out2_mux[12]
1 1
.names $false read_addr_gen_inst.out2_mux[13]
1 1
.names $false read_addr_gen_inst.out2_mux[14]
1 1
.names rst read_addr_gen_inst.rst
1 1
.names read_addr_gen_inst.cnt_addr_gen.step[0] read_addr_gen_inst.step_size[0]
1 1
.names $false read_addr_gen_inst.step_size[1]
1 1
.names matmul_ss_id read_addr_gen_inst.step_size[2]
1 1
.names use_stack read_addr_gen_inst.use_stack
1 1
.names use_v read_addr_gen_inst.use_v
1 1
.names valid_read_data read_addr_gen_inst.valid_data
1 1
.names wr_addr_gen_inst.cnt_mm_ss[0] sel_data_int[0]
1 1
.names wr_addr_gen_inst.cnt_mm_ss[1] sel_data_int[1]
1 1
.names clk stack_bram_inst.bram_stack.clk
1 1
.names $true stack_bram_inst.bram_stack.ena
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[0]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[1]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[2]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[3]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[4]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[5]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[6]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[7]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[8]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[9]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[10]
1 1
.names $true stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[11]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[12]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[13]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[14]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[15]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[16]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[17]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[18]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[19]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[20]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[21]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[22]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[23]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[24]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[25]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[26]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[27]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[28]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[29]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[30]
1 1
.names $false stack_bram_inst.bram_stack.init_bram_to_zero.ram_index[31]
1 1
.names $true stack_bram_inst.bram_stack.regceb
1 1
.names rst stack_bram_inst.bram_stack.rst
1 1
.names clk stack_bram_inst.clk
1 1
.names clr stack_bram_inst.clr
1 1
.names empty stack_bram_inst.empty
1 1
.names stack_bram_inst.bram_stack.enb stack_bram_inst.enb
1 1
.names ext_offset_stack[0] stack_bram_inst.ext_offset_stack[0]
1 1
.names ext_offset_stack[1] stack_bram_inst.ext_offset_stack[1]
1 1
.names ext_offset_stack[2] stack_bram_inst.ext_offset_stack[2]
1 1
.names ext_offset_stack[3] stack_bram_inst.ext_offset_stack[3]
1 1
.names ext_offset_stack[4] stack_bram_inst.ext_offset_stack[4]
1 1
.names ext_offset_stack[5] stack_bram_inst.ext_offset_stack[5]
1 1
.names $false stack_bram_inst.ext_offset_stack[6]
1 1
.names $false stack_bram_inst.ext_offset_stack[7]
1 1
.names $false stack_bram_inst.ext_offset_stack[8]
1 1
.names $false stack_bram_inst.ext_offset_stack[9]
1 1
.names first_timestep stack_bram_inst.first_timestep
1 1
.names valid_instr stack_bram_inst.load_instr
1 1
.names load_push_stack stack_bram_inst.load_push_stack
1 1
.names load_stack_wentries_en stack_bram_inst.load_stack_wentries_en
1 1
.names r_en_ext stack_bram_inst.r_en_ext
1 1
.names $false stack_bram_inst.rd_active_entries[10]
1 1
.names rst stack_bram_inst.rst
1 1
.names clk stack_bram_inst.stack_fsm_pop_inst.clk
1 1
.names stack_bram_inst.done stack_bram_inst.stack_fsm_pop_inst.done
1 1
.names stack_bram_inst.load stack_bram_inst.stack_fsm_pop_inst.load
1 1
.names rst stack_bram_inst.stack_fsm_pop_inst.rst
1 1
.names stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack stack_bram_inst.stack_fsm_pop_inst.state[1]
1 1
.names stack_bram_inst.load stack_bram_inst.stack_fsm_pop_inst.state[2]
1 1
.names use_v stack_bram_inst.stack_fsm_pop_inst.use_v
1 1
.names valid_data_ext stack_bram_inst.stack_fsm_pop_inst.valid_data
1 1
.names stack_rbaddr[0] stack_bram_inst.stack_rbaddr[0]
1 1
.names stack_rbaddr[1] stack_bram_inst.stack_rbaddr[1]
1 1
.names stack_rbaddr[2] stack_bram_inst.stack_rbaddr[2]
1 1
.names stack_rbaddr[3] stack_bram_inst.stack_rbaddr[3]
1 1
.names stack_rbaddr[4] stack_bram_inst.stack_rbaddr[4]
1 1
.names stack_rbaddr[5] stack_bram_inst.stack_rbaddr[5]
1 1
.names stack_rbaddr[6] stack_bram_inst.stack_rbaddr[6]
1 1
.names stack_rbaddr[7] stack_bram_inst.stack_rbaddr[7]
1 1
.names stack_rbaddr[8] stack_bram_inst.stack_rbaddr[8]
1 1
.names stack_rbaddr[9] stack_bram_inst.stack_rbaddr[9]
1 1
.names stack_rbaddr[10] stack_bram_inst.stack_rbaddr[10]
1 1
.names stack_rbaddr[11] stack_bram_inst.stack_rbaddr[11]
1 1
.names stream_out stack_bram_inst.stream_out
1 1
.names use_v stack_bram_inst.use_v
1 1
.names v_gen_id stack_bram_inst.v_gen_id
1 1
.names valid_addr_stack_sig stack_bram_inst.valid_addr
1 1
.names stack_bram_inst.stack_fsm_pop_inst.valid_addr_stack stack_bram_inst.valid_addr_stack
1 1
.names valid_result stack_bram_inst.valid_data
1 1
.names valid_data_ext stack_bram_inst.valid_data_ext
1 1
.names wr_addr_gen_inst.v_ptr[2] timestep[0]
1 1
.names wr_addr_gen_inst.v_ptr[3] timestep[1]
1 1
.names wr_addr_gen_inst.v_ptr[4] timestep[2]
1 1
.names wr_addr_gen_inst.v_ptr[5] timestep[3]
1 1
.names wr_addr_gen_inst.v_ptr[6] timestep[4]
1 1
.names wr_addr_gen_inst.v_ptr[7] timestep[5]
1 1
.names wr_addr_gen_inst.v_ptr[8] timestep[6]
1 1
.names wr_addr_gen_inst.v_ptr[9] timestep[7]
1 1
.names wr_addr_gen_inst.v_ptr[0] v_ptr[0]
1 1
.names wr_addr_gen_inst.v_ptr[1] v_ptr[1]
1 1
.names wr_addr_gen_inst.v_ptr[2] v_ptr[2]
1 1
.names wr_addr_gen_inst.v_ptr[3] v_ptr[3]
1 1
.names wr_addr_gen_inst.v_ptr[4] v_ptr[4]
1 1
.names wr_addr_gen_inst.v_ptr[5] v_ptr[5]
1 1
.names wr_addr_gen_inst.v_ptr[6] v_ptr[6]
1 1
.names wr_addr_gen_inst.v_ptr[7] v_ptr[7]
1 1
.names wr_addr_gen_inst.v_ptr[8] v_ptr[8]
1 1
.names wr_addr_gen_inst.v_ptr[9] v_ptr[9]
1 1
.names valid_read_data valid_data_rdAddr
1 1
.names wr_controller_inst.valid_dout_ll valid_last_layer_output
1 1
.names wr_addr_gen_inst.gen_cnt[0] wr_addr_cnt[0]
1 1
.names wr_addr_gen_inst.gen_cnt[1] wr_addr_cnt[1]
1 1
.names wr_addr_gen_inst.gen_cnt[2] wr_addr_cnt[2]
1 1
.names wr_addr_gen_inst.gen_cnt[3] wr_addr_cnt[3]
1 1
.names wr_addr_gen_inst.gen_cnt[4] wr_addr_cnt[4]
1 1
.names wr_addr_gen_inst.gen_cnt[5] wr_addr_cnt[5]
1 1
.names wr_addr_gen_inst.gen_cnt[6] wr_addr_cnt[6]
1 1
.names wr_addr_gen_inst.gen_cnt[7] wr_addr_cnt[7]
1 1
.names wr_addr_gen_inst.gen_cnt[8] wr_addr_cnt[8]
1 1
.names wr_addr_gen_inst.gen_cnt[9] wr_addr_cnt[9]
1 1
.names clk wr_addr_gen_inst.clk
1 1
.names clr wr_addr_gen_inst.clr
1 1
.names end_inference wr_addr_gen_inst.clr_ptrs
1 1
.names wr_addr_bram1[0] wr_addr_gen_inst.dest_addr_bram1[0]
1 1
.names wr_addr_bram1[1] wr_addr_gen_inst.dest_addr_bram1[1]
1 1
.names wr_addr_bram1[2] wr_addr_gen_inst.dest_addr_bram1[2]
1 1
.names wr_addr_bram1[3] wr_addr_gen_inst.dest_addr_bram1[3]
1 1
.names wr_addr_bram1[4] wr_addr_gen_inst.dest_addr_bram1[4]
1 1
.names wr_addr_bram1[5] wr_addr_gen_inst.dest_addr_bram1[5]
1 1
.names wr_addr_bram1[6] wr_addr_gen_inst.dest_addr_bram1[6]
1 1
.names wr_addr_bram1[7] wr_addr_gen_inst.dest_addr_bram1[7]
1 1
.names wr_addr_bram1[8] wr_addr_gen_inst.dest_addr_bram1[8]
1 1
.names wr_addr_bram1[9] wr_addr_gen_inst.dest_addr_bram1[9]
1 1
.names wr_addr_bram1[10] wr_addr_gen_inst.dest_addr_bram1[10]
1 1
.names wr_addr_bram1[11] wr_addr_gen_inst.dest_addr_bram1[11]
1 1
.names wr_addr_bram2[0] wr_addr_gen_inst.dest_addr_bram2[0]
1 1
.names wr_addr_bram2[1] wr_addr_gen_inst.dest_addr_bram2[1]
1 1
.names wr_addr_bram2[2] wr_addr_gen_inst.dest_addr_bram2[2]
1 1
.names wr_addr_bram2[3] wr_addr_gen_inst.dest_addr_bram2[3]
1 1
.names wr_addr_bram2[4] wr_addr_gen_inst.dest_addr_bram2[4]
1 1
.names wr_addr_bram2[5] wr_addr_gen_inst.dest_addr_bram2[5]
1 1
.names wr_addr_bram2[6] wr_addr_gen_inst.dest_addr_bram2[6]
1 1
.names wr_addr_bram2[7] wr_addr_gen_inst.dest_addr_bram2[7]
1 1
.names wr_addr_bram2[8] wr_addr_gen_inst.dest_addr_bram2[8]
1 1
.names wr_addr_bram2[9] wr_addr_gen_inst.dest_addr_bram2[9]
1 1
.names wr_addr_bram2[10] wr_addr_gen_inst.dest_addr_bram2[10]
1 1
.names wr_addr_bram2[11] wr_addr_gen_inst.dest_addr_bram2[11]
1 1
.names wr_addr_bram1[0] wr_addr_gen_inst.dest_addr_spram1[0]
1 1
.names wr_addr_bram1[1] wr_addr_gen_inst.dest_addr_spram1[1]
1 1
.names wr_addr_bram1[2] wr_addr_gen_inst.dest_addr_spram1[2]
1 1
.names wr_addr_bram1[3] wr_addr_gen_inst.dest_addr_spram1[3]
1 1
.names wr_addr_bram1[4] wr_addr_gen_inst.dest_addr_spram1[4]
1 1
.names wr_addr_bram1[5] wr_addr_gen_inst.dest_addr_spram1[5]
1 1
.names wr_addr_bram1[6] wr_addr_gen_inst.dest_addr_spram1[6]
1 1
.names wr_addr_bram1[7] wr_addr_gen_inst.dest_addr_spram1[7]
1 1
.names wr_addr_bram1[8] wr_addr_gen_inst.dest_addr_spram1[8]
1 1
.names wr_addr_bram1[9] wr_addr_gen_inst.dest_addr_spram1[9]
1 1
.names wr_addr_bram1[10] wr_addr_gen_inst.dest_addr_spram1[10]
1 1
.names wr_addr_bram1[11] wr_addr_gen_inst.dest_addr_spram1[11]
1 1
.names wr_addr_spram1[12] wr_addr_gen_inst.dest_addr_spram1[12]
1 1
.names wr_addr_spram1[13] wr_addr_gen_inst.dest_addr_spram1[13]
1 1
.names wr_addr_bram2[0] wr_addr_gen_inst.dest_addr_spram2[0]
1 1
.names wr_addr_bram2[1] wr_addr_gen_inst.dest_addr_spram2[1]
1 1
.names wr_addr_bram2[2] wr_addr_gen_inst.dest_addr_spram2[2]
1 1
.names wr_addr_bram2[3] wr_addr_gen_inst.dest_addr_spram2[3]
1 1
.names wr_addr_bram2[4] wr_addr_gen_inst.dest_addr_spram2[4]
1 1
.names wr_addr_bram2[5] wr_addr_gen_inst.dest_addr_spram2[5]
1 1
.names wr_addr_bram2[6] wr_addr_gen_inst.dest_addr_spram2[6]
1 1
.names wr_addr_bram2[7] wr_addr_gen_inst.dest_addr_spram2[7]
1 1
.names wr_addr_bram2[8] wr_addr_gen_inst.dest_addr_spram2[8]
1 1
.names wr_addr_bram2[9] wr_addr_gen_inst.dest_addr_spram2[9]
1 1
.names wr_addr_bram2[10] wr_addr_gen_inst.dest_addr_spram2[10]
1 1
.names wr_addr_bram2[11] wr_addr_gen_inst.dest_addr_spram2[11]
1 1
.names wr_addr_spram2[12] wr_addr_gen_inst.dest_addr_spram2[12]
1 1
.names wr_addr_spram2[13] wr_addr_gen_inst.dest_addr_spram2[13]
1 1
.names end_inference wr_addr_gen_inst.end_inference
1 1
.names k_gen_id wr_addr_gen_inst.k_gen_id
1 1
.names matmul_ss_id wr_addr_gen_inst.matmul_ss_id
1 1
.names mode[0] wr_addr_gen_inst.mode[0]
1 1
.names mode[1] wr_addr_gen_inst.mode[1]
1 1
.names mode[2] wr_addr_gen_inst.mode[2]
1 1
.names mode[3] wr_addr_gen_inst.mode[3]
1 1
.names mode[4] wr_addr_gen_inst.mode[4]
1 1
.names $false wr_addr_gen_inst.offset_logic_addr_use_v[0]
1 1
.names $false wr_addr_gen_inst.offset_logic_addr_use_v[1]
1 1
.names stack_bram_inst.offset_mm_si wr_addr_gen_inst.offset_mm_si
1 1
.names wr_addr_bram1[0] wr_addr_gen_inst.phy_addr1[0]
1 1
.names wr_addr_bram1[1] wr_addr_gen_inst.phy_addr1[1]
1 1
.names wr_addr_bram1[2] wr_addr_gen_inst.phy_addr1[2]
1 1
.names wr_addr_bram1[3] wr_addr_gen_inst.phy_addr1[3]
1 1
.names wr_addr_bram1[4] wr_addr_gen_inst.phy_addr1[4]
1 1
.names wr_addr_bram1[5] wr_addr_gen_inst.phy_addr1[5]
1 1
.names wr_addr_bram1[6] wr_addr_gen_inst.phy_addr1[6]
1 1
.names wr_addr_bram1[7] wr_addr_gen_inst.phy_addr1[7]
1 1
.names wr_addr_bram1[8] wr_addr_gen_inst.phy_addr1[8]
1 1
.names wr_addr_bram1[9] wr_addr_gen_inst.phy_addr1[9]
1 1
.names wr_addr_bram1[10] wr_addr_gen_inst.phy_addr1[10]
1 1
.names wr_addr_bram1[11] wr_addr_gen_inst.phy_addr1[11]
1 1
.names wr_addr_spram1[12] wr_addr_gen_inst.phy_addr1[12]
1 1
.names wr_addr_spram1[13] wr_addr_gen_inst.phy_addr1[13]
1 1
.names wr_addr_bram2[0] wr_addr_gen_inst.phy_addr2[0]
1 1
.names wr_addr_bram2[1] wr_addr_gen_inst.phy_addr2[1]
1 1
.names wr_addr_bram2[2] wr_addr_gen_inst.phy_addr2[2]
1 1
.names wr_addr_bram2[3] wr_addr_gen_inst.phy_addr2[3]
1 1
.names wr_addr_bram2[4] wr_addr_gen_inst.phy_addr2[4]
1 1
.names wr_addr_bram2[5] wr_addr_gen_inst.phy_addr2[5]
1 1
.names wr_addr_bram2[6] wr_addr_gen_inst.phy_addr2[6]
1 1
.names wr_addr_bram2[7] wr_addr_gen_inst.phy_addr2[7]
1 1
.names wr_addr_bram2[8] wr_addr_gen_inst.phy_addr2[8]
1 1
.names wr_addr_bram2[9] wr_addr_gen_inst.phy_addr2[9]
1 1
.names wr_addr_bram2[10] wr_addr_gen_inst.phy_addr2[10]
1 1
.names wr_addr_bram2[11] wr_addr_gen_inst.phy_addr2[11]
1 1
.names wr_addr_spram2[12] wr_addr_gen_inst.phy_addr2[12]
1 1
.names wr_addr_spram2[13] wr_addr_gen_inst.phy_addr2[13]
1 1
.names rst wr_addr_gen_inst.rst
1 1
.names wr_addr_gen_inst.cnt_mm_ss[0] wr_addr_gen_inst.sel_data_int[0]
1 1
.names wr_addr_gen_inst.cnt_mm_ss[1] wr_addr_gen_inst.sel_data_int[1]
1 1
.names wr_addr_gen_inst.v_ptr[2] wr_addr_gen_inst.timestep[0]
1 1
.names wr_addr_gen_inst.v_ptr[3] wr_addr_gen_inst.timestep[1]
1 1
.names wr_addr_gen_inst.v_ptr[4] wr_addr_gen_inst.timestep[2]
1 1
.names wr_addr_gen_inst.v_ptr[5] wr_addr_gen_inst.timestep[3]
1 1
.names wr_addr_gen_inst.v_ptr[6] wr_addr_gen_inst.timestep[4]
1 1
.names wr_addr_gen_inst.v_ptr[7] wr_addr_gen_inst.timestep[5]
1 1
.names wr_addr_gen_inst.v_ptr[8] wr_addr_gen_inst.timestep[6]
1 1
.names wr_addr_gen_inst.v_ptr[9] wr_addr_gen_inst.timestep[7]
1 1
.names use_v wr_addr_gen_inst.use_v
1 1
.names v_gen_id wr_addr_gen_inst.v_gen_id
1 1
.names valid_op_datapath wr_addr_gen_inst.valid_op
1 1
.names wr_baddr1[0] wr_addr_gen_inst.wr_baddr1[0]
1 1
.names wr_baddr1[1] wr_addr_gen_inst.wr_baddr1[1]
1 1
.names wr_baddr1[2] wr_addr_gen_inst.wr_baddr1[2]
1 1
.names wr_baddr1[3] wr_addr_gen_inst.wr_baddr1[3]
1 1
.names wr_baddr1[4] wr_addr_gen_inst.wr_baddr1[4]
1 1
.names wr_baddr1[5] wr_addr_gen_inst.wr_baddr1[5]
1 1
.names wr_baddr1[6] wr_addr_gen_inst.wr_baddr1[6]
1 1
.names wr_baddr1[7] wr_addr_gen_inst.wr_baddr1[7]
1 1
.names wr_baddr1[8] wr_addr_gen_inst.wr_baddr1[8]
1 1
.names wr_baddr1[9] wr_addr_gen_inst.wr_baddr1[9]
1 1
.names wr_baddr1[10] wr_addr_gen_inst.wr_baddr1[10]
1 1
.names wr_baddr1[11] wr_addr_gen_inst.wr_baddr1[11]
1 1
.names wr_baddr1[12] wr_addr_gen_inst.wr_baddr1[12]
1 1
.names wr_baddr1[13] wr_addr_gen_inst.wr_baddr1[13]
1 1
.names wr_baddr2[0] wr_addr_gen_inst.wr_baddr2[0]
1 1
.names wr_baddr2[1] wr_addr_gen_inst.wr_baddr2[1]
1 1
.names wr_baddr2[2] wr_addr_gen_inst.wr_baddr2[2]
1 1
.names wr_baddr2[3] wr_addr_gen_inst.wr_baddr2[3]
1 1
.names wr_baddr2[4] wr_addr_gen_inst.wr_baddr2[4]
1 1
.names wr_baddr2[5] wr_addr_gen_inst.wr_baddr2[5]
1 1
.names wr_baddr2[6] wr_addr_gen_inst.wr_baddr2[6]
1 1
.names wr_baddr2[7] wr_addr_gen_inst.wr_baddr2[7]
1 1
.names wr_baddr2[8] wr_addr_gen_inst.wr_baddr2[8]
1 1
.names wr_baddr2[9] wr_addr_gen_inst.wr_baddr2[9]
1 1
.names wr_baddr2[10] wr_addr_gen_inst.wr_baddr2[10]
1 1
.names wr_baddr2[11] wr_addr_gen_inst.wr_baddr2[11]
1 1
.names wr_baddr2[12] wr_addr_gen_inst.wr_baddr2[12]
1 1
.names wr_baddr2[13] wr_addr_gen_inst.wr_baddr2[13]
1 1
.names wr_addr_bram1[0] wr_addr_spram1[0]
1 1
.names wr_addr_bram1[1] wr_addr_spram1[1]
1 1
.names wr_addr_bram1[2] wr_addr_spram1[2]
1 1
.names wr_addr_bram1[3] wr_addr_spram1[3]
1 1
.names wr_addr_bram1[4] wr_addr_spram1[4]
1 1
.names wr_addr_bram1[5] wr_addr_spram1[5]
1 1
.names wr_addr_bram1[6] wr_addr_spram1[6]
1 1
.names wr_addr_bram1[7] wr_addr_spram1[7]
1 1
.names wr_addr_bram1[8] wr_addr_spram1[8]
1 1
.names wr_addr_bram1[9] wr_addr_spram1[9]
1 1
.names wr_addr_bram1[10] wr_addr_spram1[10]
1 1
.names wr_addr_bram1[11] wr_addr_spram1[11]
1 1
.names wr_addr_bram2[0] wr_addr_spram2[0]
1 1
.names wr_addr_bram2[1] wr_addr_spram2[1]
1 1
.names wr_addr_bram2[2] wr_addr_spram2[2]
1 1
.names wr_addr_bram2[3] wr_addr_spram2[3]
1 1
.names wr_addr_bram2[4] wr_addr_spram2[4]
1 1
.names wr_addr_bram2[5] wr_addr_spram2[5]
1 1
.names wr_addr_bram2[6] wr_addr_spram2[6]
1 1
.names wr_addr_bram2[7] wr_addr_spram2[7]
1 1
.names wr_addr_bram2[8] wr_addr_spram2[8]
1 1
.names wr_addr_bram2[9] wr_addr_spram2[9]
1 1
.names wr_addr_bram2[10] wr_addr_spram2[10]
1 1
.names wr_addr_bram2[11] wr_addr_spram2[11]
1 1
.names clk wr_controller_inst.clk
1 1
.names clr wr_controller_inst.clr
1 1
.names clr_valid_ll_ext wr_controller_inst.clr_valid_ll_ext
1 1
.names data_in_bram1[0] wr_controller_inst.data_in_bram1[0]
1 1
.names data_in_bram1[1] wr_controller_inst.data_in_bram1[1]
1 1
.names data_in_bram1[2] wr_controller_inst.data_in_bram1[2]
1 1
.names data_in_bram1[3] wr_controller_inst.data_in_bram1[3]
1 1
.names data_in_bram1[0] wr_controller_inst.data_in_bram2[0]
1 1
.names data_in_bram1[1] wr_controller_inst.data_in_bram2[1]
1 1
.names data_in_bram1[2] wr_controller_inst.data_in_bram2[2]
1 1
.names data_in_bram1[3] wr_controller_inst.data_in_bram2[3]
1 1
.names data_in_spram1[0] wr_controller_inst.data_in_spram1[0]
1 1
.names data_in_spram1[1] wr_controller_inst.data_in_spram1[1]
1 1
.names data_in_spram1[2] wr_controller_inst.data_in_spram1[2]
1 1
.names data_in_spram1[3] wr_controller_inst.data_in_spram1[3]
1 1
.names data_in_spram1[4] wr_controller_inst.data_in_spram1[4]
1 1
.names data_in_spram1[5] wr_controller_inst.data_in_spram1[5]
1 1
.names data_in_spram1[6] wr_controller_inst.data_in_spram1[6]
1 1
.names data_in_spram1[7] wr_controller_inst.data_in_spram1[7]
1 1
.names data_in_spram1[8] wr_controller_inst.data_in_spram1[8]
1 1
.names data_in_spram1[9] wr_controller_inst.data_in_spram1[9]
1 1
.names data_in_spram1[10] wr_controller_inst.data_in_spram1[10]
1 1
.names data_in_spram1[11] wr_controller_inst.data_in_spram1[11]
1 1
.names data_in_spram1[12] wr_controller_inst.data_in_spram1[12]
1 1
.names data_in_spram1[13] wr_controller_inst.data_in_spram1[13]
1 1
.names data_in_spram1[14] wr_controller_inst.data_in_spram1[14]
1 1
.names data_in_spram1[15] wr_controller_inst.data_in_spram1[15]
1 1
.names data_in_spram2[0] wr_controller_inst.data_in_spram2[0]
1 1
.names data_in_spram2[1] wr_controller_inst.data_in_spram2[1]
1 1
.names data_in_spram2[2] wr_controller_inst.data_in_spram2[2]
1 1
.names data_in_spram2[3] wr_controller_inst.data_in_spram2[3]
1 1
.names data_in_spram2[4] wr_controller_inst.data_in_spram2[4]
1 1
.names data_in_spram2[5] wr_controller_inst.data_in_spram2[5]
1 1
.names data_in_spram2[6] wr_controller_inst.data_in_spram2[6]
1 1
.names data_in_spram2[7] wr_controller_inst.data_in_spram2[7]
1 1
.names data_in_spram2[8] wr_controller_inst.data_in_spram2[8]
1 1
.names data_in_spram2[9] wr_controller_inst.data_in_spram2[9]
1 1
.names data_in_spram2[10] wr_controller_inst.data_in_spram2[10]
1 1
.names data_in_spram2[11] wr_controller_inst.data_in_spram2[11]
1 1
.names data_in_spram2[12] wr_controller_inst.data_in_spram2[12]
1 1
.names data_in_spram2[13] wr_controller_inst.data_in_spram2[13]
1 1
.names data_in_spram2[14] wr_controller_inst.data_in_spram2[14]
1 1
.names data_in_spram2[15] wr_controller_inst.data_in_spram2[15]
1 1
.names data_int[0] wr_controller_inst.data_int[0]
1 1
.names data_int[1] wr_controller_inst.data_int[1]
1 1
.names data_int[2] wr_controller_inst.data_int[2]
1 1
.names data_int[3] wr_controller_inst.data_int[3]
1 1
.names data_int[4] wr_controller_inst.data_int[4]
1 1
.names data_int[5] wr_controller_inst.data_int[5]
1 1
.names data_int[6] wr_controller_inst.data_int[6]
1 1
.names data_int[7] wr_controller_inst.data_int[7]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[0] wr_controller_inst.data_out_s2p_bram[0]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[1] wr_controller_inst.data_out_s2p_bram[1]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[2] wr_controller_inst.data_out_s2p_bram[2]
1 1
.names wr_controller_inst.s2p_instance_bram.data_out[3] wr_controller_inst.data_out_s2p_bram[3]
1 1
.names en wr_controller_inst.en
1 1
.names group_in_spikes[0] wr_controller_inst.group_in_spikes[0]
1 1
.names group_in_spikes[1] wr_controller_inst.group_in_spikes[1]
1 1
.names group_in_spikes[2] wr_controller_inst.group_in_spikes[2]
1 1
.names group_in_spikes[3] wr_controller_inst.group_in_spikes[3]
1 1
.names last_layer wr_controller_inst.last_layer
1 1
.names matmul_ss_id wr_controller_inst.matmul_ss
1 1
.names mode[0] wr_controller_inst.mode[0]
1 1
.names mode[1] wr_controller_inst.mode[1]
1 1
.names mode[2] wr_controller_inst.mode[2]
1 1
.names mode[3] wr_controller_inst.mode[3]
1 1
.names mode[4] wr_controller_inst.mode[4]
1 1
.names spike_in wr_controller_inst.new_spike
1 1
.names wr_controller_inst.dout_ll[0] wr_controller_inst.output_last_layer[0]
1 1
.names wr_controller_inst.dout_ll[1] wr_controller_inst.output_last_layer[1]
1 1
.names wr_controller_inst.dout_ll[2] wr_controller_inst.output_last_layer[2]
1 1
.names wr_controller_inst.dout_ll[3] wr_controller_inst.output_last_layer[3]
1 1
.names wr_controller_inst.dout_ll[4] wr_controller_inst.output_last_layer[4]
1 1
.names wr_controller_inst.dout_ll[5] wr_controller_inst.output_last_layer[5]
1 1
.names wr_controller_inst.dout_ll[6] wr_controller_inst.output_last_layer[6]
1 1
.names wr_controller_inst.dout_ll[7] wr_controller_inst.output_last_layer[7]
1 1
.names wr_controller_inst.dout_ll[8] wr_controller_inst.output_last_layer[8]
1 1
.names wr_controller_inst.dout_ll[9] wr_controller_inst.output_last_layer[9]
1 1
.names wr_controller_inst.dout_ll[10] wr_controller_inst.output_last_layer[10]
1 1
.names wr_controller_inst.dout_ll[11] wr_controller_inst.output_last_layer[11]
1 1
.names wr_controller_inst.dout_ll[12] wr_controller_inst.output_last_layer[12]
1 1
.names rst wr_controller_inst.rst
1 1
.names clk wr_controller_inst.s2p_instance_bram.clk
1 1
.names spike_out[0] wr_controller_inst.s2p_instance_bram.data_in[0]
1 1
.names spike_out[1] wr_controller_inst.s2p_instance_bram.data_in[1]
1 1
.names wr_addr_gen_inst.cnt_mm_ss[0] wr_controller_inst.sel_data_int[0]
1 1
.names wr_addr_gen_inst.cnt_mm_ss[1] wr_controller_inst.sel_data_int[1]
1 1
.names spike_out[0] wr_controller_inst.spike_out[0]
1 1
.names spike_out[1] wr_controller_inst.spike_out[1]
1 1
.names sum_spikes[0] wr_controller_inst.sum_spikes[0]
1 1
.names sum_spikes[1] wr_controller_inst.sum_spikes[1]
1 1
.names sum_spikes[2] wr_controller_inst.sum_spikes[2]
1 1
.names sum_spikes[3] wr_controller_inst.sum_spikes[3]
1 1
.names sum_spikes[4] wr_controller_inst.sum_spikes[4]
1 1
.names sum_spikes[5] wr_controller_inst.sum_spikes[5]
1 1
.names sum_spikes[6] wr_controller_inst.sum_spikes[6]
1 1
.names sum_spikes[7] wr_controller_inst.sum_spikes[7]
1 1
.names sum_spikes[8] wr_controller_inst.sum_spikes[8]
1 1
.names sum_spikes[9] wr_controller_inst.sum_spikes[9]
1 1
.names sum_spikes[10] wr_controller_inst.sum_spikes[10]
1 1
.names sum_spikes[11] wr_controller_inst.sum_spikes[11]
1 1
.names sum_spikes[12] wr_controller_inst.sum_spikes[12]
1 1
.names sum_spikes[13] wr_controller_inst.sum_spikes[13]
1 1
.names sum_spikes[14] wr_controller_inst.sum_spikes[14]
1 1
.names sum_spikes[15] wr_controller_inst.sum_spikes[15]
1 1
.names wr_addr_gen_inst.v_ptr[2] wr_controller_inst.timestep[0]
1 1
.names wr_addr_gen_inst.v_ptr[3] wr_controller_inst.timestep[1]
1 1
.names wr_addr_gen_inst.v_ptr[4] wr_controller_inst.timestep[2]
1 1
.names wr_addr_gen_inst.v_ptr[5] wr_controller_inst.timestep[3]
1 1
.names wr_addr_gen_inst.v_ptr[6] wr_controller_inst.timestep[4]
1 1
.names wr_addr_gen_inst.v_ptr[7] wr_controller_inst.timestep[5]
1 1
.names wr_addr_gen_inst.v_ptr[8] wr_controller_inst.timestep[6]
1 1
.names wr_addr_gen_inst.v_ptr[9] wr_controller_inst.timestep[7]
1 1
.names use_v wr_controller_inst.use_v
1 1
.names v_gen_id wr_controller_inst.v_gen_id
1 1
.names valid_result wr_controller_inst.valid_data
1 1
.names valid_instr wr_controller_inst.valid_instr
1 1
.names wr_controller_inst.valid_dout_ll wr_controller_inst.valid_last_layer_output
1 1
.names wr_controller_inst.s2p_instance_bram.valid wr_controller_inst.valid_s2p_bram
1 1
.names valid_result wr_controller_inst.wren_spram1
1 1
.names valid_result wr_controller_inst.wren_spram2
1 1
.names valid_result wren_spram1_out
1 1
.names valid_result wren_spram2_out
1 1
.end

.model $paramod$b4c073e086fff4e4c5e5a71bf5a6cca8d88cc807\datapath
.inputs clk rst valid_inference acc_clear_and_go block_rd_cnt_lif clr en ctrl_sig[0] ctrl_sig[1] ctrl_sig[2] ctrl_sig[3] ctrl_sig[4] ctrl_sig[5] ctrl_sig[6] ctrl_sig[7] ctrl_sig[8] use_v empty mode[0] mode[1] mode[2] mode[3] mode[4] spikes_in_1[0] spikes_in_1[1] spikes_in_1[2] spikes_in_1[3] spikes_in_2[0] spikes_in_2[1] spikes_in_2[2] spikes_in_2[3] spikes_in16_1[0] spikes_in16_1[1] spikes_in16_1[2] spikes_in16_1[3] spikes_in16_1[4] spikes_in16_1[5] spikes_in16_1[6] spikes_in16_1[7] spikes_in16_1[8] spikes_in16_1[9] spikes_in16_1[10] spikes_in16_1[11] spikes_in16_1[12] spikes_in16_1[13] spikes_in16_1[14] spikes_in16_1[15] spikes_in16_2[0] spikes_in16_2[1] spikes_in16_2[2] spikes_in16_2[3] spikes_in16_2[4] spikes_in16_2[5] spikes_in16_2[6] spikes_in16_2[7] spikes_in16_2[8] spikes_in16_2[9] spikes_in16_2[10] spikes_in16_2[11] spikes_in16_2[12] spikes_in16_2[13] spikes_in16_2[14] spikes_in16_2[15] data_int1[0] data_int1[1] data_int1[2] data_int1[3] data_int1[4] data_int1[5] data_int1[6] data_int1[7] data_int1[8] data_int1[9] data_int1[10] data_int1[11] data_int1[12] data_int1[13] data_int1[14] data_int1[15] data_int2[0] data_int2[1] data_int2[2] data_int2[3] data_int2[4] data_int2[5] data_int2[6] data_int2[7] data_int2[8] data_int2[9] data_int2[10] data_int2[11] data_int2[12] data_int2[13] data_int2[14] data_int2[15] r_en_mems[0] r_en_mems[1] r_en_mems[2] r_en_mems[3] voltage_decay[0] voltage_decay[1] voltage_decay[2] voltage_decay[3] voltage_decay[4] voltage_decay[5] voltage_decay[6] voltage_decay[7] voltage_decay[8] voltage_decay[9] voltage_decay[10] voltage_decay[11] voltage_decay[12] voltage_decay[13] threshold[0] threshold[1] threshold[2] threshold[3] threshold[4] threshold[5] threshold[6] threshold[7] threshold[8] threshold[9] threshold[10] threshold[11] threshold[12] threshold[13] threshold[14] threshold[15] threshold[16] threshold[17] threshold[18] threshold[19] use_stack v_gen_id valid_op_mmu last_layer
.outputs spike_s_out spike_p_out[0] spike_p_out[1] data_int_out[0] data_int_out[1] data_int_out[2] data_int_out[3] data_int_out[4] data_int_out[5] data_int_out[6] data_int_out[7] data_int_out_sums[0] data_int_out_sums[1] data_int_out_sums[2] data_int_out_sums[3] data_int_out_sums[4] data_int_out_sums[5] data_int_out_sums[6] data_int_out_sums[7] data_int_out_sums[8] data_int_out_sums[9] data_int_out_sums[10] data_int_out_sums[11] data_int_out_sums[12] data_int_out_sums[13] data_int_out_sums[14] data_int_out_sums[15] valid_datapath valid_int_neuron
.names $false
.names $true
1
.names $undef
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[15] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_1_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[14] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_10_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[5] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[5] I3=prod_a_r[5] O=accumulator_inst.a_reg_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_11_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[4] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[4] I3=prod_a_r[4] O=accumulator_inst.a_reg_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_12_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[3] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[3] I3=prod_a_r[3] O=accumulator_inst.a_reg_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_13_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[2] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[2] I3=prod_a_r[2] O=accumulator_inst.a_reg_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_14_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[1] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[1] I3=prod_a_r[1] O=accumulator_inst.a_reg_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_15_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[0] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[0] I3=prod_a_r[0] O=accumulator_inst.a_reg_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[14] O=accumulator_inst.a_reg_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_2_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[13] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[13] O=accumulator_inst.a_reg_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_3_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[12] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[12] O=accumulator_inst.a_reg_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_4_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[11] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[11] O=accumulator_inst.a_reg_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_5_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[10] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[10] O=accumulator_inst.a_reg_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_6_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[9] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[9] O=accumulator_inst.a_reg_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_7_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[8] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[8] O=accumulator_inst.a_reg_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_8_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[7] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[7] I3=prod_a_r[7] O=accumulator_inst.a_reg_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.a_reg_SB_DFFESR_Q_9_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.a_reg[6] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[6] I3=prod_a_r[6] O=accumulator_inst.a_reg_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_0[8] I3=prod_a_r[15] O=accumulator_inst.a_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[18] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_1_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[15] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_10_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[6] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[6] I2=accumulator_inst.b_reg[6] I3=accumulator_inst.add_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[5] I1=accumulator_inst.b_reg[5]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_11_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[5] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[5] I2=accumulator_inst.b_reg[5] I3=accumulator_inst.add_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[4] I1=accumulator_inst.b_reg[4]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_12_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[4] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[4] I2=accumulator_inst.b_reg[4] I3=accumulator_inst.add_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[3] I1=accumulator_inst.b_reg[3]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_13_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[3] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[3] I2=accumulator_inst.b_reg[3] I3=accumulator_inst.add_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[2] I1=accumulator_inst.b_reg[2]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_14_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[2] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[2] I2=accumulator_inst.b_reg[2] I3=accumulator_inst.add_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[1] I1=accumulator_inst.b_reg[1]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_15_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[1] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[1] I2=accumulator_inst.b_reg[1] I3=accumulator_inst.add_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=accumulator_inst.add_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[0] I1=accumulator_inst.b_reg[0]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_16_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[0] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[0] I2=accumulator_inst.b_reg[0] I3=$false O=accumulator_inst.add_reg_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[15] I2=accumulator_inst.b_reg[15] I3=accumulator_inst.add_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[14] I1=accumulator_inst.b_reg[14]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_2_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[14] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[14] I2=accumulator_inst.b_reg[14] I3=accumulator_inst.add_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[13] I1=accumulator_inst.b_reg[13]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_3_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[13] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[13] I2=accumulator_inst.b_reg[13] I3=accumulator_inst.add_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[12] I1=accumulator_inst.b_reg[12]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_4_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[12] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[12] I2=accumulator_inst.b_reg[12] I3=accumulator_inst.add_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[11] I1=accumulator_inst.b_reg[11]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_5_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[11] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[11] I2=accumulator_inst.b_reg[11] I3=accumulator_inst.add_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[10] I1=accumulator_inst.b_reg[10]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_6_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[10] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[10] I2=accumulator_inst.b_reg[10] I3=accumulator_inst.add_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[9] I1=accumulator_inst.b_reg[9]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_7_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[9] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[9] I2=accumulator_inst.b_reg[9] I3=accumulator_inst.add_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[8] I1=accumulator_inst.b_reg[8]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_8_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[8] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[8] I2=accumulator_inst.b_reg[8] I3=accumulator_inst.add_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[7] I1=accumulator_inst.b_reg[7]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.add_reg_SB_DFFESR_Q_9_D E=use_stack_SB_LUT4_I0_2_O Q=accumulator_inst.add_reg[7] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[7] I2=accumulator_inst.b_reg[7] I3=accumulator_inst.add_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[6] I1=accumulator_inst.b_reg[6]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=accumulator_inst.a_reg[15] I2=accumulator_inst.b_reg[15] I3=accumulator_inst.add_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=accumulator_inst.add_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.add_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=accumulator_inst.add_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=accumulator_inst.a_reg[15] I1=accumulator_inst.b_reg[15]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:42.20-42.33|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[15] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_1_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[14] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_10_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[5] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[5] I3=prod_b_r[5] O=accumulator_inst.b_reg_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_11_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[4] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[4] I3=prod_b_r[4] O=accumulator_inst.b_reg_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_12_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[3] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[3] I3=prod_b_r[3] O=accumulator_inst.b_reg_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_13_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[2] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[2] I3=prod_b_r[2] O=accumulator_inst.b_reg_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_14_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[1] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[1] I3=prod_b_r[1] O=accumulator_inst.b_reg_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_15_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[0] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[0] I3=prod_b_r[0] O=accumulator_inst.b_reg_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[14] O=accumulator_inst.b_reg_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_2_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[13] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[13] O=accumulator_inst.b_reg_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_3_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[12] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[12] O=accumulator_inst.b_reg_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_4_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[11] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[11] O=accumulator_inst.b_reg_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_5_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[10] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[10] O=accumulator_inst.b_reg_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_6_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[9] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[9] O=accumulator_inst.b_reg_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_7_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[8] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[8] O=accumulator_inst.b_reg_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_8_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[7] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[7] I3=prod_b_r[7] O=accumulator_inst.b_reg_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.b_reg_SB_DFFESR_Q_9_D E=use_stack_SB_LUT4_I0_O Q=accumulator_inst.b_reg[6] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[6] I3=prod_b_r[6] O=accumulator_inst.b_reg_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=mode[0] I2=double_adder_inst.out_1[8] I3=prod_b_r[15] O=accumulator_inst.b_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[19] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_1_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[18] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_10_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[9] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[9] I3=accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[9] I2=accumulator_inst.p_reg[9] I3=accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[8] I1=accumulator_inst.p_reg[8]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_11_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[8] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[8] I3=accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[8] I2=accumulator_inst.p_reg[8] I3=accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[7] I1=accumulator_inst.p_reg[7]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_12_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[7] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[7] I3=accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[7] I2=accumulator_inst.p_reg[7] I3=accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[6] I1=accumulator_inst.p_reg[6]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_13_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[6] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[6] I3=accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[6] I2=accumulator_inst.p_reg[6] I3=accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[5] I1=accumulator_inst.p_reg[5]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_14_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[5] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[5] I3=accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[5] I2=accumulator_inst.p_reg[5] I3=accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[4] I1=accumulator_inst.p_reg[4]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_15_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[4] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[4] I3=accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[4] I2=accumulator_inst.p_reg[4] I3=accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[3] I1=accumulator_inst.p_reg[3]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_16_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[3] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[3] I3=accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[3] I2=accumulator_inst.p_reg[3] I3=accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[2] I1=accumulator_inst.p_reg[2]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_17_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[2] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[2] I3=accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[2] I2=accumulator_inst.p_reg[2] I3=accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[1] I1=accumulator_inst.p_reg[1]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_18_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[1] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[1] I3=accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[1] I2=accumulator_inst.p_reg[1] I3=accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[0] I1=accumulator_inst.p_reg[0]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_19_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[0] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=accumulator_inst.p_reg[0] I1=use_v I2=acc_clear_and_go I3=accumulator_inst.add_reg[0] O=accumulator_inst.p_reg_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111010110001010
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[18] I3=accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[18] I2=accumulator_inst.p_reg[18] I3=accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[18] I1=accumulator_inst.p_reg[17]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_2_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[17] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[18] I3=accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[18] I2=accumulator_inst.p_reg[17] I3=accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[18] I1=accumulator_inst.p_reg[16]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_3_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[16] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[18] I3=accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[18] I2=accumulator_inst.p_reg[16] I3=accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[15] I1=accumulator_inst.p_reg[15]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_4_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[15] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[15] I3=accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[15] I2=accumulator_inst.p_reg[15] I3=accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[14] I1=accumulator_inst.p_reg[14]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_5_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[14] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[14] I3=accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[14] I2=accumulator_inst.p_reg[14] I3=accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[13] I1=accumulator_inst.p_reg[13]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_6_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[13] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[13] I3=accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[13] I2=accumulator_inst.p_reg[13] I3=accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[12] I1=accumulator_inst.p_reg[12]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_7_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[12] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[12] I3=accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[12] I2=accumulator_inst.p_reg[12] I3=accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[11] I1=accumulator_inst.p_reg[11]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_8_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[11] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[11] I3=accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[11] I2=accumulator_inst.p_reg[11] I3=accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[10] I1=accumulator_inst.p_reg[10]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg_SB_DFFESR_Q_9_D E=use_stack_SB_LUT4_I0_1_O Q=accumulator_inst.p_reg[10] R=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:27.1-48.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[10] I3=accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[10] I2=accumulator_inst.p_reg[10] I3=accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[9] I1=accumulator_inst.p_reg[9]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=use_v I1=acc_clear_and_go I2=accumulator_inst.add_reg[18] I3=accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=accumulator_inst.p_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101101000000
.gate SB_LUT4 I0=$false I1=accumulator_inst.add_reg[18] I2=accumulator_inst.p_reg[19] I3=accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=accumulator_inst.add_reg[18] I1=accumulator_inst.p_reg[18]
.attr src "rtl/estu/datapath/datapath.v:239.5-242.6|rtl/estu/datapath/accumulator.v:47.24-47.39|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=use_v I1=ctrl_sig[5] I2=ctrl_sig[4] I3=ctrl_sig[3] O=ctrl_sig_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=use_v I2=acc_clear_and_go I3=rst_SB_LUT4_I3_O[1] O=ctrl_sig_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[6] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[5] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[4] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[3] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[2] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[1] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[0]_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[0][0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=data_int1[0] I1=mode[2] I2=en_SB_LUT4_I3_O[2] I3=en_SB_LUT4_I3_O[3] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=data_int1[7] I2=mode[2] I3=en_SB_LUT4_I3_O[2] O=double_adder_inst.a_r[0]_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[14] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[13] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[12] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[11] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[10] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int1[9] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.a_r[1]_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.a_r[1][0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=data_int1[8] I1=mode[2] I2=en_SB_LUT4_I3_1_O[2] I3=en_SB_LUT4_I3_1_O[3] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000100000
.gate SB_LUT4 I0=$false I1=data_int1[15] I2=mode[2] I3=en_SB_LUT4_I3_1_O[2] O=double_adder_inst.a_r[1]_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[6] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[6] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[5] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[5] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[4] I2=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[3] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[3] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[2] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[2] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[1] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[1] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[0][0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=data_int2[0] I1=mode[2] I2=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] I3=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011001110
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=r_en_mems[2] I2=data_int1[0] I3=mode[4] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=spikes_in_2[2] I1=mode[4] I2=empty I3=en O=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=spikes_in_2[0] I1=mode[4] I2=empty I3=en O=double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=data_int2[7] I2=double_adder_inst.b_r[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[7] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[14] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[14] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[13] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[13] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[12] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[12] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[11] I2=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[10] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[10] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=data_int2[9] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[9] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.b_r[1][0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=data_int2[8] I1=mode[2] I2=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] I3=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011001110
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=r_en_mems[2] I2=data_int1[8] I3=mode[4] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=spikes_in_2[3] I1=mode[4] I2=empty I3=en O=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=spikes_in_2[1] I1=mode[4] I2=empty I3=en O=double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=data_int2[15] I2=double_adder_inst.b_r[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] I3=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[15] I2=mode[4] I3=mode[2] O=double_adder_inst.b_r[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[8] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][7] I2=double_adder_inst.a_r[0][7] I3=double_adder_inst.out_0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][6] I1=double_adder_inst.a_r[0][6]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][6] I2=double_adder_inst.a_r[0][6] I3=double_adder_inst.out_0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][5] I1=double_adder_inst.a_r[0][5]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][5] I2=double_adder_inst.a_r[0][5] I3=double_adder_inst.out_0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][4] I1=double_adder_inst.a_r[0][4]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][4] I2=double_adder_inst.a_r[0][4] I3=double_adder_inst.out_0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][3] I1=double_adder_inst.a_r[0][3]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][3] I2=double_adder_inst.a_r[0][3] I3=double_adder_inst.out_0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][2] I1=double_adder_inst.a_r[0][2]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][2] I2=double_adder_inst.a_r[0][2] I3=double_adder_inst.out_0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][1] I1=double_adder_inst.a_r[0][1]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][1] I2=double_adder_inst.a_r[0][1] I3=double_adder_inst.out_0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=double_adder_inst.out_0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][0] I1=double_adder_inst.a_r[0][0]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_0_SB_DFFESR_Q_8_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_0[0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][0] I2=double_adder_inst.a_r[0][0] I3=$false O=double_adder_inst.out_0_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[0][7] I2=double_adder_inst.a_r[0][7] I3=double_adder_inst.out_0_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=double_adder_inst.out_0_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=double_adder_inst.out_0_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[0][7] I1=double_adder_inst.a_r[0][7]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:43.16-43.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[8] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_1_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[7] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][7] I2=double_adder_inst.a_r[1][7] I3=double_adder_inst.out_1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][6] I1=double_adder_inst.a_r[1][6]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_2_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[6] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][6] I2=double_adder_inst.a_r[1][6] I3=double_adder_inst.out_1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][5] I1=double_adder_inst.a_r[1][5]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_3_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[5] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][5] I2=double_adder_inst.a_r[1][5] I3=double_adder_inst.out_1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][4] I1=double_adder_inst.a_r[1][4]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_4_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[4] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][4] I2=double_adder_inst.a_r[1][4] I3=double_adder_inst.out_1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][3] I1=double_adder_inst.a_r[1][3]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_5_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[3] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][3] I2=double_adder_inst.a_r[1][3] I3=double_adder_inst.out_1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][2] I1=double_adder_inst.a_r[1][2]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_6_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[2] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][2] I2=double_adder_inst.a_r[1][2] I3=double_adder_inst.out_1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][1] I1=double_adder_inst.a_r[1][1]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_7_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[1] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][1] I2=double_adder_inst.a_r[1][1] I3=double_adder_inst.out_1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=double_adder_inst.out_1_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][0] I1=double_adder_inst.a_r[1][0]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=double_adder_inst.out_1_SB_DFFESR_Q_8_D E=en_d_SB_LUT4_I3_O Q=double_adder_inst.out_1[0] R=clr
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:28.1-47.10|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][0] I2=double_adder_inst.a_r[1][0] I3=$false O=double_adder_inst.out_1_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=double_adder_inst.b_r[1][7] I2=double_adder_inst.a_r[1][7] I3=double_adder_inst.out_1_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=double_adder_inst.out_1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=double_adder_inst.out_1_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=double_adder_inst.out_1_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=double_adder_inst.b_r[1][7] I1=double_adder_inst.a_r[1][7]
.attr src "rtl/estu/datapath/datapath.v:217.9-228.6|rtl/estu/datapath/adder_simd.v:46.16-46.31|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=spikes_in_1[2] I1=spikes_in_1[0] I2=empty I3=en O=en_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spikes_in_1[3] I1=spikes_in_1[1] I2=empty I3=en O=en_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_DFFSR C=clk D=en Q=en_d R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:207.5-212.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=mode[2] I1=en I2=clr I3=en_d O=en_d_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011111100
.gate SB_DFFSR C=clk D=valid_op_mmu_SB_LUT4_I1_O[1] Q=en_neuron_d R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:277.5-284.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.block_wr_cnt_lif[3] Q=neuron_lp_i.Voltage_i.block_wr_cnt_lif[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:25.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.block_wr_cnt_lif[2] Q=neuron_lp_i.Voltage_i.block_wr_cnt_lif[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:25.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.block_wr_cnt_lif[1] Q=neuron_lp_i.Voltage_i.block_wr_cnt_lif[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:25.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.block_wr_cnt_lif[0] Q=neuron_lp_i.Voltage_i.block_wr_cnt_lif[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:25.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=block_rd_cnt_lif Q=neuron_lp_i.Voltage_i.block_wr_cnt_lif[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:25.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFE C=clk D=$true E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb_SB_DFFE_E_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=block_rd_cnt_lif I3=valid_op_mmu_SB_LUT4_I1_O[1] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[1]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[2]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[3]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[4]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[6]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[7]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[8]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[9]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[10]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[11]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[12]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[13]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[14]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[15]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] RADDR[0]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] RADDR[1]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] RADDR[2]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] RADDR[3]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] RADDR[4]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] RADDR[5]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] RADDR[6]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] RADDR[7]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb RDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[1] RDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_14[2] RDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_13[2] RDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_12[2] RDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_11[1] RDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_10[1] RDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_9[2] RDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_8[2] RDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_7[2] RDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_6[2] RDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_5[2] RDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_4[1] RDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_3[2] RDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_2[1] RDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_1[1] RDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA[2] RE=$true WADDR[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2] WADDR[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1] WADDR[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1] WADDR[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] WADDR[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1] WADDR[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1] WADDR[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] WADDR[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE WDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA WDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_8 WDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_12 WDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_4 WDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_14 WDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_6 WDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_10 WDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_2 WDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_15 WDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_7 WDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_11 WDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_3 WDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_13 WDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_5 WDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_9 WDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_1 WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[1] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[0] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[1] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101000101
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[9] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[6] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_10 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[5] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_11 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[4] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_12 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[3] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_13 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[2] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_14 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[1] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_15 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[15] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_1 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[14] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_2 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[13] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_3 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[12] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_4 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[11] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_5 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[10] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_6 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[9] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_7 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[8] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_8 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[7] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_9 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q_SB_DFFE_Q_D E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[0] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_RAM40_4K MASK[0]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[1]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[2]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[3]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[4]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[6]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[7]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[8]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[9]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[10]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[11]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[12]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] MASK[13]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[14]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[15]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] RADDR[0]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] RADDR[1]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] RADDR[2]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] RADDR[3]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] RADDR[4]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] RADDR[5]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] RADDR[6]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] RADDR[7]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb RDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_3[1] RDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_13[1] RDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[2] RDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_14[1] RDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_2[2] RDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_9[1] RDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_11[2] RDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_10[2] RDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_1[2] RDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_5[1] RDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_7[1] RDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_6[1] RDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA[2] RDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_1[2] RDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_3[1] RDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_2[2] RE=$true WADDR[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2] WADDR[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1] WADDR[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1] WADDR[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] WADDR[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1] WADDR[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1] WADDR[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] WADDR[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WCLKE WDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_3 WDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_12 WDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA WDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_8 WDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_1 WDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_10 WDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_14 WDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_6 WDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_2 WDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_11 WDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_15 WDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_7 WDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA WDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_9 WDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_13 WDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_5 WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] I3=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[18] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_1 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[17] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_2 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[16] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_3 R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.comparator_in[19] Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA R=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_RAM40_4K MASK[0]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[1]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[2]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[3]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[4]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[6]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[7]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[8]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[9]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[10]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[11]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[12]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[13]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[14]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] MASK[15]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] RADDR[0]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] RADDR[1]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] RADDR[2]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] RADDR[3]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] RADDR[4]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] RADDR[5]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] RADDR[6]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] RADDR[7]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb RDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_12[1] RDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[1] RDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_3[2] RDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6[1] RDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_8[1] RDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5[1] RDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_2[1] RDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4[1] RDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_4[2] RDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3[1] RDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_1[1] RDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2[1] RDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA[1] RDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1[1] RDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA[1] RDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA[1] RE=$true WADDR[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2] WADDR[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1] WADDR[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1] WADDR[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] WADDR[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1] WADDR[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1] WADDR[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] WADDR[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_WCLKE WDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_4 WDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA WDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_3 WDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_12 WDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_2 WDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_14 WDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_1 WDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_10 WDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_3 WDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_15 WDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_2 WDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_11 WDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_1 WDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_13 WDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA WDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_9 WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_A x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_B x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_C x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_D x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_E x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_F x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_13 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_3[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_3[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_11 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_5[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_5[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_15 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_7[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_7[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_10 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_9[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_9[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_14 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_11[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_11[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_12 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_13[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_13[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_9 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_1[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_1[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$false I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] I3=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[1]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[2]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[3]=$true MASK[4]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[6]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[7]=$true MASK[8]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[9]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[10]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[11]=$true MASK[12]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[13]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[14]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] MASK[15]=$true RADDR[0]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] RADDR[1]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] RADDR[2]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] RADDR[3]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] RADDR[4]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] RADDR[5]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] RADDR[6]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] RADDR[7]=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb RDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[1] RDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[1] RDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[1] RDATA[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[12] RDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[1] RDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[1] RDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[1] RDATA[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[14] RDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[1] RDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[1] RDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[1] RDATA[11]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[13] RDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[1] RDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[1] RDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[1] RDATA[15]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[15] RE=$true WADDR[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[2] WADDR[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[1] WADDR[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[1] WADDR[3]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[2] WADDR[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[1] WADDR[5]=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1] WADDR[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[1] WADDR[7]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_WCLKE WDATA[0]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_8 WDATA[1]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_3 WDATA[2]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_4 WDATA[3]=$false WDATA[4]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_6 WDATA[5]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_1 WDATA[6]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_2 WDATA[7]=$false WDATA[8]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_7 WDATA[9]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_2 WDATA[10]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_3 WDATA[11]=$false WDATA[12]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_5 WDATA[13]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA WDATA[14]=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_1 WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_1 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_2 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_3 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_4 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_5 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_6 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_7 x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000x000
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_4 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_12[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_12[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_3 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_3[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_3[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_8 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_14[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_14[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_5 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_2[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_2[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_3 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_4[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_4[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_2 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_1[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_1[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_7 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_6[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_6[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_2 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_8[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_8[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_WDATA_1 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_2[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_2[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_6 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_10[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_10[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk D=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_1 E=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb Q=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA[2] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_1_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_2_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_3_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_4_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_5_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_6_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_7_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_8_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_9_D E=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E Q=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:19.1-30.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:27.10-27.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:28.21-28.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=valid_inference_SB_LUT4_I2_O[0] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb O=neuron_lp_i.Voltage_i.fifo_i.rd_cnt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[9] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_1_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_2_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_3_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_4_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_5_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_6_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_7_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[1]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_8_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[1] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[1] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_9_D E=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] R=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:32.1-43.23|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[9] I3=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0 I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[9] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4] I1=$true
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2] CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3] I1=$false
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:40.10-40.26|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.fifo_i.wr_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:37.54-37.211|rtl/estu/datapath/bram_fifo.v:41.21-41.34|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[19] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[18] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[9] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[8] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[7] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[6] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[5] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[4] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[3] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[2] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[1] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[0] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[17] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[16] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[15] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[14] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[13] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[12] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[11] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift[10] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O Q=neuron_lp_i.Voltage_i.integrator_i.comparator_in[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:114.1-119.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[26] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[32] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[25] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[31] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[16] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[22] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[15] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[21] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[14] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[20] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[13] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[12] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[11] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[10] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[9] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[8] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[7] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[24] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[30] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[6] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[5] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[4] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[3] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[2] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[1] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[0] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[23] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[29] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[22] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[28] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[21] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[27] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[20] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[26] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[19] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[25] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[18] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[24] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[17] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.current_r1[23] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:82.1-89.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFSR C=clk D=voltage_decay[13] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[12] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[3] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[2] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[1] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[0] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[11] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[10] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[9] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[8] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[7] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[6] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[5] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=voltage_decay[4] Q=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:38.1-43.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.en_shift[1] Q=neuron_lp_i.Voltage_i.integrator_i.en_shift[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:26.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.en_shift[0] Q=neuron_lp_i.Voltage_i.integrator_i.en_shift[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:26.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=en_neuron_d Q=neuron_lp_i.Voltage_i.integrator_i.en_shift[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:26.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.en_shift[0] I3=rst_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.en_shift[1] I3=rst_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.en_shift[2] I3=rst_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[32] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[32] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[31] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[31] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[22] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[22] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[21] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[21] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[20] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[20] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[19] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[18] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[17] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[16] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[15] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[14] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[13] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[30] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[30] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[12] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[11] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[10] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[9] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[8] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[7] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[6] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[5] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[4] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[3] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[29] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[29] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[2] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[1] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[0] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[28] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[28] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[27] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[27] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[26] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[26] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[25] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[25] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[24] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[24] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[23] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[23] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:65.1-71.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_1_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[18] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_10_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[9] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_11_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[8] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_12_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[7] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_13_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[6] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_14_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[5] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_15_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[4] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_16_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[3] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_17_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[2] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_18_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[1] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_19_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[0] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_2_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[17] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_3_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[16] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_4_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[15] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_5_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[14] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_6_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[13] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_7_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[12] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_8_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[11] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_9_D Q=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[10] R=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:48.1-53.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1_SB_LUT4_I2_O[0] I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1_SB_LUT4_I2_O[2] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb_SB_DFFE_E_Q[0] I3=rst_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_MAC16 A[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[0] A[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[1] A[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[2] A[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[3] A[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[4] A[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[5] A[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[6] A[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[7] A[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[8] A[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[9] A[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[10] A[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[11] A[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[12] A[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[13] A[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[14] A[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[15] ACCUMCI=$undef ACCUMCO=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_ACCUMCO ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$false B[0]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[0] B[1]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[1] B[2]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[2] B[3]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[3] B[4]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[4] B[5]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[5] B[6]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[6] B[7]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[7] B[8]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[8] B[9]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[9] B[10]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[10] B[11]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[11] B[12]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[12] B[13]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[14]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[15]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] BHOLD=$false C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CE=$false CHOLD=$false CI=$undef CLK=$false CO=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[0] O[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[1] O[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[2] O[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[3] O[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[4] O[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[5] O[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[6] O[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[7] O[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[8] O[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[9] O[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[10] O[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[11] O[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[12] O[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[13] O[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[14] O[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[15] O[16]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[16] O[17]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[17] O[18]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[18] O[19]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[19] O[20]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[20] O[21]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[21] O[22]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[22] O[23]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[23] O[24]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[24] O[25]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[25] O[26]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[26] O[27]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[27] O[28]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[28] O[29]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] O[30]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O[0] O[31]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O[1] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$undef SIGNEXTOUT=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_SIGNEXTOUT
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:70.32-70.58|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:148.7-152.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000000
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 10
.param BOTADDSUB_UPPERINPUT 1
.param BOTOUTPUT_SELECT 11
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 11
.param TOPADDSUB_LOWERINPUT 10
.param TOPADDSUB_UPPERINPUT 1
.param TOPOUTPUT_SELECT 11
.param TOP_8x8_MULT_REG 0
.gate SB_MAC16 A[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[16] A[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[17] A[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[18] A[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] A[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] ACCUMCI=$undef ACCUMCO=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_ACCUMCO ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$false B[0]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[0] B[1]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[1] B[2]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[2] B[3]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[3] B[4]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[4] B[5]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[5] B[6]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[6] B[7]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[7] B[8]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[8] B[9]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[9] B[10]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[10] B[11]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[11] B[12]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[12] B[13]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[14]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[15]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] BHOLD=$false C[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] C[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] CE=$false CHOLD=$false CI=$undef CLK=$false CO=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_CO D[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[16] D[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[17] D[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[18] D[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[19] D[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[20] D[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[21] D[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[22] D[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[23] D[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[24] D[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[25] D[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[26] D[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[27] D[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[28] D[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] D[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] D[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[29] DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[16] O[1]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[17] O[2]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[18] O[3]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[19] O[4]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[20] O[5]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[21] O[6]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[22] O[7]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[23] O[8]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[24] O[9]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[25] O[10]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[26] O[11]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[27] O[12]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[28] O[13]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[29] O[14]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[30] O[15]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[31] O[16]=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[32] O[17]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[0] O[18]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[1] O[19]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[2] O[20]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[3] O[21]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[4] O[22]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[5] O[23]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[6] O[24]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[7] O[25]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[8] O[26]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[9] O[27]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[10] O[28]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[11] O[29]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[12] O[30]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[13] O[31]=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_O[14] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$undef SIGNEXTOUT=neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_1_SIGNEXTOUT
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:70.32-70.58|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:168.6-172.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000001
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 10
.param BOTADDSUB_UPPERINPUT 1
.param BOTOUTPUT_SELECT 00
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 11
.param TOPADDSUB_LOWERINPUT 10
.param TOPADDSUB_UPPERINPUT 1
.param TOPOUTPUT_SELECT 00
.param TOP_8x8_MULT_REG 0
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[19] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[31] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[18] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[30] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[9] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[21] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[8] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[20] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[7] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[6] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[5] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[4] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[3] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[2] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[1] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[0] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[17] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[29] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[16] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[28] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[15] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[27] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[14] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[26] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[13] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[25] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[12] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[24] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[11] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[23] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.output_old_r0[10] E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_O Q=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[22] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:55.1-61.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[21] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[21] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[21] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[20] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[20] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[20] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[20] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[20] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[20] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[19] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[19] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[19] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[19] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[19] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[19] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[18] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[18] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[18] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[18] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[18] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[18] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[17] I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[17] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[17] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[17] I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[17] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[17] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[16] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[16] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[16] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[16] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[16] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[16] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[15] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[15] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[15] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[15] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[15] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[15] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[14] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[14] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[14] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[14] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[14] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[14] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[13] I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[13] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[13] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[13] I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[13] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[13] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[12] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[12] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[12] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2 I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[12] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[12] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[12] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[11] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[11] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$false
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$false
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$false
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$false
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$false
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[3] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[4] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[5] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[6] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[6] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[7] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[7] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[6] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[6] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[8] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[8] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[7] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[7] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[9] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[9] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[8] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[8] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[10] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[10] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[9] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[9] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[11] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[11] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[10] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[10] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[0] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I3=$false O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100001111000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000110011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000110011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000110011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000110011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000110011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[30] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[30] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[30] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[29] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[29] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[29] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[29] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[29] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[29] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[28] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[28] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[28] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[28] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[28] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[28] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[27] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[27] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[27] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[27] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[27] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[27] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[26] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[26] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[26] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[26] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[26] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[26] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[25] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[25] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[25] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[25] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[25] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[25] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[24] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[24] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[24] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[24] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[24] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[24] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[23] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[23] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[23] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[23] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[23] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[23] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[22] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[22] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[22] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D E=neuron_lp_i.Voltage_i.integrator_i.en_shift_SB_LUT4_I2_1_O Q=neuron_lp_i.Voltage_i.integrator_i.p_shift[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:97.1-112.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1 I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.current_r1[22] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[22] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[22] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[21] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[21] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[21] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[0] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011100010
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[31] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[31] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[31] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[30] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[30] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[30] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110000
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[31] I2=neuron_lp_i.Voltage_i.integrator_i.current_r1[32] I3=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[32] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[31] I2=neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[31] I3=neuron_lp_i.Voltage_i.integrator_i.current_r1[31] O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[0] I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010110101010
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:107.24-107.40|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:105.26-105.33|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_DFFSR C=clk D=threshold[19] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[18] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[9] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[8] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[7] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[6] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[5] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[4] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[3] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[2] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[1] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[0] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[17] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[16] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[15] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[14] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[13] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[12] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[11] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=threshold[10] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][19] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][18] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][9] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][8] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][7] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][6] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][5] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][4] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][3] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][2] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][1] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][0] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][17] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][16] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][15] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][14] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][13] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][12] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][11] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[0][10] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][19] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][18] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][9] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][8] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][7] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][6] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][5] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][4] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][3] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][2] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][1] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][0] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][17] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][16] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][15] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][14] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][13] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][12] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][11] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[1][10] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][19] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][18] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][9] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][8] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][7] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][6] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][5] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][4] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][3] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][2] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][1] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][0] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][17] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][16] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][15] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][14] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][13] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][12] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][11] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.r_threshold[2][10] Q=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:123.5-134.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[19] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[18] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[9] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[8] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[7] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[6] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[5] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[4] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[3] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[2] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[1] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[0] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[17] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[16] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[15] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[14] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[13] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[12] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[11] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.stimolo_d[10] Q=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:75.1-80.4|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_MAC16 A[0]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[0] A[1]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[1] A[2]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[2] A[3]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[3] A[4]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[4] A[5]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[5] A[6]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[6] A[7]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[7] A[8]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[8] A[9]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[9] A[10]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[10] A[11]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[11] A[12]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[12] A[13]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[13] A[14]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[14] A[15]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[15] ACCUMCI=$undef ACCUMCO=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_ACCUMCO ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$false B[0]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[0] B[1]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[1] B[2]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[2] B[3]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[3] B[4]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[4] B[5]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[5] B[6]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[6] B[7]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[7] B[8]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[8] B[9]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[9] B[10]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[10] B[11]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[11] B[12]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[12] B[13]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[14]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[15]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] BHOLD=$false C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CE=$false CHOLD=$false CI=$undef CLK=$false CO=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[0] O[1]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[1] O[2]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[2] O[3]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[3] O[4]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[4] O[5]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[5] O[6]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[6] O[7]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[7] O[8]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[8] O[9]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[9] O[10]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[10] O[11]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[11] O[12]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[12] O[13]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[13] O[14]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[14] O[15]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[15] O[16]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[16] O[17]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[17] O[18]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[18] O[19]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[19] O[20]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[20] O[21]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[21] O[22]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[22] O[23]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[23] O[24]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[24] O[25]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[25] O[26]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] O[27]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O[0] O[28]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O[1] O[29]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O[2] O[30]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O[3] O[31]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O[4] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$undef SIGNEXTOUT=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_SIGNEXTOUT
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:87.24-87.49|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:148.7-152.6|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000000
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 10
.param BOTADDSUB_UPPERINPUT 1
.param BOTOUTPUT_SELECT 11
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 11
.param TOPADDSUB_LOWERINPUT 10
.param TOPADDSUB_UPPERINPUT 1
.param TOPOUTPUT_SELECT 11
.param TOP_8x8_MULT_REG 0
.gate SB_MAC16 A[0]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[16] A[1]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[17] A[2]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[18] A[3]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[4]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[5]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[6]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[7]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[8]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[9]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[10]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[11]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[12]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[13]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[14]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] A[15]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0[19] ACCUMCI=$undef ACCUMCO=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_ACCUMCO ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$false B[0]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[0] B[1]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[1] B[2]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[2] B[3]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[3] B[4]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[4] B[5]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[5] B[6]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[6] B[7]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[7] B[8]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[8] B[9]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[9] B[10]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[10] B[11]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[11] B[12]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[12] B[13]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[14]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] B[15]=neuron_lp_i.Voltage_i.integrator_i.decay_int_r0[13] BHOLD=$false C[0]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[1]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[2]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[3]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[4]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[5]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[6]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[7]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[8]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[9]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[10]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[11]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[12]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[13]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[14]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] C[15]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] CE=$false CHOLD=$false CI=$undef CLK=$false CO=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_CO D[0]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[16] D[1]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[17] D[2]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[18] D[3]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[19] D[4]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[20] D[5]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[21] D[6]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[22] D[7]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[23] D[8]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[24] D[9]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[25] D[10]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] D[11]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] D[12]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] D[13]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] D[14]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] D[15]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[26] DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[16] O[1]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[17] O[2]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[18] O[3]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[19] O[4]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[20] O[5]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[21] O[6]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[22] O[7]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[23] O[8]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[24] O[9]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[25] O[10]=neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[26] O[11]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[0] O[12]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[1] O[13]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[2] O[14]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[3] O[15]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[4] O[16]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[5] O[17]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[6] O[18]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[7] O[19]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[8] O[20]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[9] O[21]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[10] O[22]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[11] O[23]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[12] O[24]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[13] O[25]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[14] O[26]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[15] O[27]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[16] O[28]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[17] O[29]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[18] O[30]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[19] O[31]=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_O[20] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$undef SIGNEXTOUT=neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_1_SIGNEXTOUT
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:87.24-87.49|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:168.6-172.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000001
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 10
.param BOTADDSUB_UPPERINPUT 1
.param BOTOUTPUT_SELECT 00
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 11
.param TOPADDSUB_LOWERINPUT 10
.param TOPADDSUB_UPPERINPUT 1
.param TOPOUTPUT_SELECT 00
.param TOP_8x8_MULT_REG 0
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[19] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[19] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[18] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[18] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[9] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[8] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[7] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[6] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[5] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[4] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[3] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[2] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[1] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[0] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[17] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[17] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[16] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[16] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[15] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[14] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[13] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[12] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[11] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=accumulator_inst.p_reg[10] E=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O Q=neuron_lp_i.Voltage_i.stimolo_d[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:40.5-47.12|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_D E=neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_E[1] Q=neuron_lp_i.s2p_i.cnt R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/s2p.v:18.5-22.31|rtl/estu/datapath/neuron_lp.v:30.10-30.66|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.s2p_i.cnt O=neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=valid_int_neuron I3=rst_SB_LUT4_I3_O[1] O=neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_D E=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_E Q=neuron_lp_i.s2p_i.spike_p[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/datapath/neuron_lp.v:30.10-30.66|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_1_D E=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_E Q=neuron_lp_i.s2p_i.spike_p[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/s2p.v:29.5-38.34|rtl/estu/datapath/neuron_lp.v:30.10-30.66|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=valid_int_neuron I3=spike_s_out O=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.s2p_i.spike_p[0] I3=valid_int_neuron O=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=neuron_lp_i.s2p_i.valid_SB_DFFSR_Q_D Q=neuron_lp_i.s2p_i.valid R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/s2p.v:11.5-15.30|rtl/estu/datapath/neuron_lp.v:30.10-30.66|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=valid_int_neuron I3=neuron_lp_i.s2p_i.cnt O=neuron_lp_i.s2p_i.valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.s2p_i.valid I3=neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_E[1] O=neuron_lp_i.s2p_i.spike_p_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk D=pop_cnt_r_SB_DFFSR_Q_D Q=pop_cnt_r[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:266.5-273.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=pop_cnt_r_SB_DFFSR_Q_1_D Q=pop_cnt_r[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:266.5-273.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=pop_cnt_r_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=spikes_in16_2[3] I1=spikes_in16_1[3] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110111
.gate SB_LUT4 I0=spikes_in16_2[14] I1=spikes_in16_1[14] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111011101110000
.gate SB_LUT4 I0=spikes_in16_2[1] I1=spikes_in16_2[0] I2=spikes_in16_1[1] I3=spikes_in16_1[0] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=spikes_in16_2[1] I1=spikes_in16_2[0] I2=spikes_in16_1[1] I3=spikes_in16_1[0] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001101011111
.gate SB_LUT4 I0=spikes_in16_2[15] I1=spikes_in16_1[15] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110111
.gate SB_LUT4 I0=spikes_in16_2[9] I1=spikes_in16_1[9] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110111
.gate SB_LUT4 I0=$false I1=spikes_in16_2[9] I2=spikes_in16_1[9] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=spikes_in16_2[3] I2=spikes_in16_1[3] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=spikes_in16_2[7] I1=spikes_in16_2[5] I2=spikes_in16_1[7] I3=spikes_in16_1[5] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001101011111
.gate SB_LUT4 I0=spikes_in16_2[7] I1=spikes_in16_2[5] I2=spikes_in16_1[7] I3=spikes_in16_1[5] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=spikes_in16_2[15] I2=spikes_in16_1[15] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=spikes_in16_2[13] I1=spikes_in16_2[11] I2=spikes_in16_1[13] I3=spikes_in16_1[11] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=spikes_in16_2[13] I1=spikes_in16_2[11] I2=spikes_in16_1[13] I3=spikes_in16_1[11] O=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001001101011111
.gate SB_CARRY CI=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[1] I1=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=pop_cnt_r_SB_DFFSR_Q_2_D Q=pop_cnt_r[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:266.5-273.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[1] I2=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[2] I3=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=pop_cnt_r_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] O=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100111111
.gate SB_CARRY CI=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[1] I1=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=pop_cnt_r_SB_DFFSR_Q_3_D Q=pop_cnt_r[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:266.5-273.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[1] I2=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[2] I3=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=pop_cnt_r_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] O=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=spikes_in16_2[4] I1=spikes_in16_1[4] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111000
.gate SB_LUT4 I0=spikes_in16_2[12] I1=spikes_in16_1[12] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000111
.gate SB_CARRY CI=$false CO=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[1] I1=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=pop_cnt_r_SB_DFFSR_Q_4_D Q=pop_cnt_r[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:266.5-273.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[1] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[2] I3=$false O=pop_cnt_r_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=spikes_in16_2[4] I1=spikes_in16_1[4] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=$false I2=spikes_in16_2[2] I3=spikes_in16_1[2] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spikes_in16_2[6] I3=spikes_in16_1[6] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=spikes_in16_2[8] I1=spikes_in16_1[8] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=spikes_in16_2[8] I1=spikes_in16_1[8] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111011101110000
.gate SB_LUT4 I0=spikes_in16_2[12] I1=spikes_in16_1[12] I2=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=spikes_in16_2[14] I1=spikes_in16_1[14] I2=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] I3=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=$false I2=spikes_in16_2[10] I3=spikes_in16_1[10] O=pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=pop_cnt_r_SB_DFFSR_Q_D I0=$false I1=pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_MAC16 A[0]=data_int1[0] A[1]=data_int1[1] A[2]=data_int1[2] A[3]=data_int1[3] A[4]=data_int1[4] A[5]=data_int1[5] A[6]=data_int1[6] A[7]=data_int1[7] A[8]=data_int1[7] A[9]=data_int1[7] A[10]=data_int1[7] A[11]=data_int1[7] A[12]=data_int1[7] A[13]=data_int1[7] A[14]=data_int1[7] A[15]=data_int1[7] B[0]=data_int2[0] B[1]=data_int2[1] B[2]=data_int2[2] B[3]=data_int2[3] B[4]=data_int2[4] B[5]=data_int2[5] B[6]=data_int2[6] B[7]=data_int2[7] B[8]=data_int2[7] B[9]=data_int2[7] B[10]=data_int2[7] B[11]=data_int2[7] B[12]=data_int2[7] B[13]=data_int2[7] B[14]=data_int2[7] B[15]=data_int2[7] O[0]=prod_a[0] O[1]=prod_a[1] O[2]=prod_a[2] O[3]=prod_a[3] O[4]=prod_a[4] O[5]=prod_a[5] O[6]=prod_a[6] O[7]=prod_a[7] O[8]=prod_a[8] O[9]=prod_a[9] O[10]=prod_a[10] O[11]=prod_a[11] O[12]=prod_a[12] O[13]=prod_a[13] O[14]=prod_a[14] O[15]=prod_a[15] O[16]=prod_a_SB_MAC16_O_O[16] O[17]=prod_a_SB_MAC16_O_O[17] O[18]=prod_a_SB_MAC16_O_O[18] O[19]=prod_a_SB_MAC16_O_O[19] O[20]=prod_a_SB_MAC16_O_O[20] O[21]=prod_a_SB_MAC16_O_O[21] O[22]=prod_a_SB_MAC16_O_O[22] O[23]=prod_a_SB_MAC16_O_O[23] O[24]=prod_a_SB_MAC16_O_O[24] O[25]=prod_a_SB_MAC16_O_O[25] O[26]=prod_a_SB_MAC16_O_O[26] O[27]=prod_a_SB_MAC16_O_O[27] O[28]=prod_a_SB_MAC16_O_O[28] O[29]=prod_a_SB_MAC16_O_O[29] O[30]=prod_a_SB_MAC16_O_O[30] O[31]=prod_a_SB_MAC16_O_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:245.21-245.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000001
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 00
.param BOTADDSUB_UPPERINPUT 0
.param BOTOUTPUT_SELECT 11
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 00
.param TOPADDSUB_LOWERINPUT 00
.param TOPADDSUB_UPPERINPUT 0
.param TOPOUTPUT_SELECT 11
.param TOP_8x8_MULT_REG 0
.gate SB_DFFSR C=clk D=prod_a[15] Q=prod_a_r[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[14] Q=prod_a_r[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[5] Q=prod_a_r[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[4] Q=prod_a_r[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[3] Q=prod_a_r[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[2] Q=prod_a_r[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[1] Q=prod_a_r[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[0] Q=prod_a_r[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[13] Q=prod_a_r[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[12] Q=prod_a_r[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[11] Q=prod_a_r[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[10] Q=prod_a_r[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[9] Q=prod_a_r[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[8] Q=prod_a_r[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[7] Q=prod_a_r[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_a[6] Q=prod_a_r[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_MAC16 A[0]=data_int1[8] A[1]=data_int1[9] A[2]=data_int1[10] A[3]=data_int1[11] A[4]=data_int1[12] A[5]=data_int1[13] A[6]=data_int1[14] A[7]=data_int1[15] A[8]=data_int1[15] A[9]=data_int1[15] A[10]=data_int1[15] A[11]=data_int1[15] A[12]=data_int1[15] A[13]=data_int1[15] A[14]=data_int1[15] A[15]=data_int1[15] B[0]=data_int2[8] B[1]=data_int2[9] B[2]=data_int2[10] B[3]=data_int2[11] B[4]=data_int2[12] B[5]=data_int2[13] B[6]=data_int2[14] B[7]=data_int2[15] B[8]=data_int2[15] B[9]=data_int2[15] B[10]=data_int2[15] B[11]=data_int2[15] B[12]=data_int2[15] B[13]=data_int2[15] B[14]=data_int2[15] B[15]=data_int2[15] O[0]=prod_b[0] O[1]=prod_b[1] O[2]=prod_b[2] O[3]=prod_b[3] O[4]=prod_b[4] O[5]=prod_b[5] O[6]=prod_b[6] O[7]=prod_b[7] O[8]=prod_b[8] O[9]=prod_b[9] O[10]=prod_b[10] O[11]=prod_b[11] O[12]=prod_b[12] O[13]=prod_b[13] O[14]=prod_b[14] O[15]=prod_b[15] O[16]=prod_b_SB_MAC16_O_O[16] O[17]=prod_b_SB_MAC16_O_O[17] O[18]=prod_b_SB_MAC16_O_O[18] O[19]=prod_b_SB_MAC16_O_O[19] O[20]=prod_b_SB_MAC16_O_O[20] O[21]=prod_b_SB_MAC16_O_O[21] O[22]=prod_b_SB_MAC16_O_O[22] O[23]=prod_b_SB_MAC16_O_O[23] O[24]=prod_b_SB_MAC16_O_O[24] O[25]=prod_b_SB_MAC16_O_O[25] O[26]=prod_b_SB_MAC16_O_O[26] O[27]=prod_b_SB_MAC16_O_O[27] O[28]=prod_b_SB_MAC16_O_O[28] O[29]=prod_b_SB_MAC16_O_O[29] O[30]=prod_b_SB_MAC16_O_O[30] O[31]=prod_b_SB_MAC16_O_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:246.21-246.48|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v:29.4-33.3"
.param A_REG 0
.param A_SIGNED 00000000000000000000000000000001
.param BOTADDSUB_CARRYSELECT 00
.param BOTADDSUB_LOWERINPUT 00
.param BOTADDSUB_UPPERINPUT 0
.param BOTOUTPUT_SELECT 11
.param BOT_8x8_MULT_REG 0
.param B_REG 0
.param B_SIGNED 00000000000000000000000000000001
.param C_REG 0
.param D_REG 0
.param MODE_8x8 0
.param NEG_TRIGGER 0
.param PIPELINE_16x16_MULT_REG1 0
.param PIPELINE_16x16_MULT_REG2 0
.param TOPADDSUB_CARRYSELECT 00
.param TOPADDSUB_LOWERINPUT 00
.param TOPADDSUB_UPPERINPUT 0
.param TOPOUTPUT_SELECT 11
.param TOP_8x8_MULT_REG 0
.gate SB_DFFSR C=clk D=prod_b[15] Q=prod_b_r[15] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[14] Q=prod_b_r[14] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[5] Q=prod_b_r[5] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[4] Q=prod_b_r[4] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[3] Q=prod_b_r[3] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[2] Q=prod_b_r[2] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[1] Q=prod_b_r[1] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[0] Q=prod_b_r[0] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[13] Q=prod_b_r[13] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[12] Q=prod_b_r[12] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[11] Q=prod_b_r[11] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[10] Q=prod_b_r[10] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[9] Q=prod_b_r[9] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[8] Q=prod_b_r[8] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[7] Q=prod_b_r[7] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=prod_b[6] Q=prod_b_r[6] R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:247.5-256.8|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=clr I3=rst O=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[19] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][19] I2=spike_s_out_SB_LUT4_O_I2 I3=spike_s_out_SB_LUT4_O_I3[3] O=spike_s_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001101
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2 I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][18] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][17] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][16] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][15] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][14] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][13] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][12] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][11] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][10] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][9] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][8] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][7] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][6] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][5] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][4] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][3] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][2] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][1] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][0] I1=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[0] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[1] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[2] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[3] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[4] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[5] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[6] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[7] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[8] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[9] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[10] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[11] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[12] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[13] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[14] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[15] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[16] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[17] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[18] O=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=spike_s_out_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][0] I2=spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=$true O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:137.21-137.52|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I3=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[5] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][5] I2=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][4] I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[4] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[11] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][11] I2=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][7] I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[7] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[9] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][9] I2=neuron_lp_i.Voltage_i.integrator_i.comparator_in[8] I3=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][8] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][10] I1=neuron_lp_i.Voltage_i.integrator_i.comparator_in[10] I2=neuron_lp_i.Voltage_i.integrator_i.comparator_in[6] I3=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][6] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[3] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][3] I2=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[18] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][18] I2=neuron_lp_i.Voltage_i.integrator_i.comparator_in[14] I3=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][14] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] I1=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1] I2=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2] I3=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][13] I1=neuron_lp_i.Voltage_i.integrator_i.comparator_in[13] I2=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][1] I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[1] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[15] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][15] I2=neuron_lp_i.Voltage_i.integrator_i.comparator_in[12] I3=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][12] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.comparator_in[17] I1=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][17] I2=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][2] I3=neuron_lp_i.Voltage_i.integrator_i.comparator_in[2] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][19] I1=neuron_lp_i.Voltage_i.integrator_i.comparator_in[19] I2=neuron_lp_i.Voltage_i.integrator_i.comparator_in[16] I3=neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][16] O=spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=r_en_mems[1] I1=spikes_in_2[2] I2=spikes_in_1[2] I3=empty O=en_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011000
.gate SB_LUT4 I0=r_en_mems[1] I1=spikes_in_2[1] I2=spikes_in_1[1] I3=empty O=spikes_in_2_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011000
.gate SB_LUT4 I0=r_en_mems[2] I1=mode[4] I2=mode[2] I3=spikes_in_2_SB_LUT4_I1_1_O[3] O=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111111
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[11] I2=mode[4] I3=mode[2] O=spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=r_en_mems[1] I1=spikes_in_2[3] I2=spikes_in_1[3] I3=empty O=en_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011000
.gate SB_LUT4 I0=r_en_mems[1] I1=spikes_in_2[0] I2=spikes_in_1[0] I3=empty O=spikes_in_2_SB_LUT4_I1_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011000
.gate SB_LUT4 I0=r_en_mems[2] I1=mode[4] I2=mode[2] I3=spikes_in_2_SB_LUT4_I1_3_O[3] O=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111111
.gate SB_LUT4 I0=r_en_mems[2] I1=data_int1[4] I2=mode[4] I3=mode[2] O=spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=use_stack I1=ctrl_sig[2] I2=ctrl_sig_SB_LUT4_I1_O[2] I3=ctrl_sig_SB_LUT4_I1_O[3] O=use_stack_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111100100
.gate SB_LUT4 I0=use_stack I1=ctrl_sig[4] I2=use_stack_SB_LUT4_I0_1_I2[2] I3=ctrl_sig_SB_LUT4_I1_O[3] O=use_stack_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111100100
.gate SB_LUT4 I0=use_v I1=ctrl_sig[7] I2=ctrl_sig[6] I3=ctrl_sig[5] O=use_stack_SB_LUT4_I0_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=use_stack I1=ctrl_sig[3] I2=use_stack_SB_LUT4_I0_2_I2[2] I3=ctrl_sig_SB_LUT4_I1_O[3] O=use_stack_SB_LUT4_I0_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111100100
.gate SB_LUT4 I0=use_v I1=ctrl_sig[6] I2=ctrl_sig[5] I3=ctrl_sig[4] O=use_stack_SB_LUT4_I0_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=last_layer I1=v_gen_id I2=neuron_lp_i.s2p_i.valid I3=valid_int_neuron O=valid_datapath
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000010000
.gate SB_LUT4 I0=$false I1=$false I2=valid_inference I3=rst O=valid_inference_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk D=neuron_lp_i.Voltage_i.integrator_i.en_shift[2] Q=valid_int_neuron R=rst_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rtl/estu/datapath/datapath.v:289.6-304.10|rtl/estu/datapath/integrator_and_fifo.v:49.34-49.141|rtl/estu/datapath/integrator3.v:26.5-35.8|rtl/estu/datapath/neuron_lp.v:29.53-29.190|/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=valid_int_neuron I2=neuron_lp_i.Voltage_i.block_wr_cnt_lif[4] I3=rst_SB_LUT4_I3_O[1] O=valid_int_neuron_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_DFF C=clk D=valid_int_neuron_SB_LUT4_I1_O[1] Q=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5] Q=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] I1=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[3] O=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010010000
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] O=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] O=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=$false I1=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[1] I2=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] O=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[0] I3=neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] O=valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=valid_inference_SB_LUT4_I2_O[0] I3=valid_int_neuron_SB_LUT4_I1_O[1] O=valid_int_neuron_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=valid_op_mmu I2=mode[3] I3=acc_clear_and_go O=valid_op_mmu_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=rst_SB_LUT4_I3_O[1] I3=valid_op_mmu_SB_LUT4_I1_O[1] O=valid_op_mmu_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/mauro/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names data_int2[8] double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names mode[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names spikes_in16_2[15] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names spikes_in16_1[15] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[5] accumulator_inst.p_reg_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names spikes_in16_2[9] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names spikes_in16_1[9] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names data_int2[15] double_adder_inst.b_r[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_4[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[11] accumulator_inst.p_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names data_int2[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names spikes_in16_2[12] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names spikes_in16_1[12] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[10] accumulator_inst.p_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_12[0]
1 1
.names spikes_in16_2[8] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names spikes_in16_1[8] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names data_int2[9] double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names data_int1[8] en_SB_LUT4_I3_1_O[0]
1 1
.names mode[2] en_SB_LUT4_I3_1_O[1]
1 1
.names valid_inference_SB_LUT4_I2_O[0] valid_int_neuron_SB_LUT4_I1_O[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.p_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names rst_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb_SB_DFFE_E_Q[1]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.p_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names data_int2[10] double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names data_int2[3] double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names data_int2[14] double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names data_int2[1] double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names use_stack ctrl_sig_SB_LUT4_I1_O[0]
1 1
.names ctrl_sig[2] ctrl_sig_SB_LUT4_I1_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_1[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.p_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_7[0]
1 1
.names data_int2[12] double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names data_int2[11] spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[12] accumulator_inst.p_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[4] accumulator_inst.p_reg_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
1 1
.names r_en_mems[2] spikes_in_2_SB_LUT4_I1_1_O[0]
1 1
.names mode[4] spikes_in_2_SB_LUT4_I1_1_O[1]
1 1
.names mode[2] spikes_in_2_SB_LUT4_I1_1_O[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_13[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_3[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[7] accumulator_inst.p_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_11[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.comparator_in[19] spike_s_out_SB_LUT4_O_I3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][19] spike_s_out_SB_LUT4_O_I3[1]
1 1
.names spike_s_out_SB_LUT4_O_I2 spike_s_out_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_2[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[0]
1 1
.names $false spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][0] spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names $true spike_s_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.1_RDATA_3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.comparator_in[3] spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.r_threshold[3][3] spike_s_out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[2] accumulator_inst.p_reg_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[6] accumulator_inst.p_reg_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_9[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names data_int2[13] double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
1 1
.names use_stack use_stack_SB_LUT4_I0_1_I2[0]
1 1
.names ctrl_sig[4] use_stack_SB_LUT4_I0_1_I2[1]
1 1
.names ctrl_sig_SB_LUT4_I1_O[3] use_stack_SB_LUT4_I0_1_I2[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[1] accumulator_inst.p_reg_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[13] accumulator_inst.p_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_1[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[14] accumulator_inst.p_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names spikes_in16_2[4] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names spikes_in16_1[4] pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[8] accumulator_inst.p_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb valid_inference_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
1 1
.names block_rd_cnt_lif valid_op_mmu_SB_LUT4_I1_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[15] accumulator_inst.p_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_14[0]
1 1
.names data_int2[6] double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names data_int2[5] double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names use_stack use_stack_SB_LUT4_I0_2_I2[0]
1 1
.names ctrl_sig[3] use_stack_SB_LUT4_I0_2_I2[1]
1 1
.names ctrl_sig_SB_LUT4_I1_O[3] use_stack_SB_LUT4_I0_2_I2[3]
1 1
.names neuron_lp_i.s2p_i.valid neuron_lp_i.s2p_i.cnt_SB_DFFESR_Q_E[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
1 1
.names valid_int_neuron rst_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names data_int2[4] spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names r_en_mems[2] spikes_in_2_SB_LUT4_I1_3_O[0]
1 1
.names mode[4] spikes_in_2_SB_LUT4_I1_3_O[1]
1 1
.names mode[2] spikes_in_2_SB_LUT4_I1_3_O[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_6[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[9] accumulator_inst.p_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_10[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_8[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0[0] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names data_int2[7] double_adder_inst.b_r[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WCLKE_SB_LUT4_O_I1[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1_SB_LUT4_I1_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_2[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_1[0]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[3] accumulator_inst.p_reg_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_7[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_15[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_RDATA_5[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR[1]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[0]
1 1
.names pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 pop_cnt_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names $false pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 pop_cnt_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_4[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WADDR_3[3]
1 1
.names data_int2[0] double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names mode[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names spikes_in_2_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] double_adder_inst.b_r[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names spikes_in16_2[3] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names spikes_in16_1[3] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_6_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_5_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_4_SB_LUT4_I2_O[1]
1 1
.names use_v accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names acc_clear_and_go accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.p_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_SB_LUT4_I2_O[1]
1 1
.names spikes_in16_2[9] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names spikes_in16_1[9] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5_SB_LUT4_I2_O[1]
1 1
.names data_int1[0] en_SB_LUT4_I3_O[0]
1 1
.names mode[2] en_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1_SB_LUT4_I2_O[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_5_D_SB_LUT4_O_I1 neuron_lp_i.Voltage_i.integrator_i.p_shift_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_1_SB_LUT4_I2_O[1]
1 1
.names spikes_in16_2[14] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
1 1
.names spikes_in16_1[14] pop_cnt_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.0_WDATA_SB_DFFE_D_Q[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.2_RDATA_3_SB_LUT4_I2_O[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_12[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_5[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_8[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_2[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_10[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[4]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_3[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[5]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_6[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[6]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[7]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_11[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[8]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_4[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[9]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_7[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[10]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_1[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.ram.0.3_RDATA_9[11]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[0] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[1] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[2] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[3] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[4] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[4]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[5] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[5]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[6] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[6]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[7] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[7]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[8] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[8]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[9] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[9]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[10] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[10]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[11] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[11]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[12] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[12]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[13] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[13]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[14] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[14]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1_SB_DFFESR_Q_D[15] neuron_lp_i.Voltage_i.integrator_i.output_old_r0_SB_MAC16_A_O_1[15]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[0] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[0]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[1] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[1]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[2] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[2]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[3] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[3]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[4] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[4]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[5] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[5]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[6] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[6]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[7] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[7]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[8] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[8]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[9] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[9]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[10] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[10]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[11] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[11]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[12] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[12]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[13] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[13]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[14] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[14]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.current_r1_SB_DFFESR_Q_D[15] neuron_lp_i.Voltage_i.integrator_i.stimolo_r0_SB_MAC16_A_O_1[15]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[0]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[1]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[2]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[3]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[4]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[5]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[6]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[7]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[8]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[9]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[10]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[11]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[12]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[13]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[14]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[3]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[4]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[5]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[6]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[7]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[8]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[9]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[10]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[11]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[12]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[13]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[14]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[0]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[1]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[2]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[3]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[4]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[5]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[6]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[7]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[8]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[9]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[10]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[11]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[12]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[13]
1 1
.names valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[15] valid_int_neuron_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I2_2_O[14]
1 1
.names accumulator_inst.a[0] acc_in[0][0]
1 1
.names accumulator_inst.a[1] acc_in[0][1]
1 1
.names accumulator_inst.a[2] acc_in[0][2]
1 1
.names accumulator_inst.a[3] acc_in[0][3]
1 1
.names accumulator_inst.a[4] acc_in[0][4]
1 1
.names accumulator_inst.a[5] acc_in[0][5]
1 1
.names accumulator_inst.a[6] acc_in[0][6]
1 1
.names accumulator_inst.a[7] acc_in[0][7]
1 1
.names accumulator_inst.a[8] acc_in[0][8]
1 1
.names accumulator_inst.a[9] acc_in[0][9]
1 1
.names accumulator_inst.a[10] acc_in[0][10]
1 1
.names accumulator_inst.a[11] acc_in[0][11]
1 1
.names accumulator_inst.a[12] acc_in[0][12]
1 1
.names accumulator_inst.a[13] acc_in[0][13]
1 1
.names accumulator_inst.a[14] acc_in[0][14]
1 1
.names accumulator_inst.a[18] acc_in[0][15]
1 1
.names accumulator_inst.a[18] acc_in[0][16]
1 1
.names accumulator_inst.a[18] acc_in[0][17]
1 1
.names accumulator_inst.a[18] acc_in[0][18]
1 1
.names accumulator_inst.b[0] acc_in[1][0]
1 1
.names accumulator_inst.b[1] acc_in[1][1]
1 1
.names accumulator_inst.b[2] acc_in[1][2]
1 1
.names accumulator_inst.b[3] acc_in[1][3]
1 1
.names accumulator_inst.b[4] acc_in[1][4]
1 1
.names accumulator_inst.b[5] acc_in[1][5]
1 1
.names accumulator_inst.b[6] acc_in[1][6]
1 1
.names accumulator_inst.b[7] acc_in[1][7]
1 1
.names accumulator_inst.b[8] acc_in[1][8]
1 1
.names accumulator_inst.b[9] acc_in[1][9]
1 1
.names accumulator_inst.b[10] acc_in[1][10]
1 1
.names accumulator_inst.b[11] acc_in[1][11]
1 1
.names accumulator_inst.b[12] acc_in[1][12]
1 1
.names accumulator_inst.b[13] acc_in[1][13]
1 1
.names accumulator_inst.b[14] acc_in[1][14]
1 1
.names accumulator_inst.b[18] acc_in[1][15]
1 1
.names accumulator_inst.b[18] acc_in[1][16]
1 1
.names accumulator_inst.b[18] acc_in[1][17]
1 1
.names accumulator_inst.b[18] acc_in[1][18]
1 1
.names accumulator_inst.p_reg[0] acc_out[0]
1 1
.names accumulator_inst.p_reg[1] acc_out[1]
1 1
.names accumulator_inst.p_reg[2] acc_out[2]
1 1
.names accumulator_inst.p_reg[3] acc_out[3]
1 1
.names accumulator_inst.p_reg[4] acc_out[4]
1 1
.names accumulator_inst.p_reg[5] acc_out[5]
1 1
.names accumulator_inst.p_reg[6] acc_out[6]
1 1
.names accumulator_inst.p_reg[7] acc_out[7]
1 1
.names accumulator_inst.p_reg[8] acc_out[8]
1 1
.names accumulator_inst.p_reg[9] acc_out[9]
1 1
.names accumulator_inst.p_reg[10] acc_out[10]
1 1
.names accumulator_inst.p_reg[11] acc_out[11]
1 1
.names accumulator_inst.p_reg[12] acc_out[12]
1 1
.names accumulator_inst.p_reg[13] acc_out[13]
1 1
.names accumulator_inst.p_reg[14] acc_out[14]
1 1
.names accumulator_inst.p_reg[15] acc_out[15]
1 1
.names accumulator_inst.p_reg[16] acc_out[16]
1 1
.names accumulator_inst.p_reg[17] acc_out[17]
1 1
.names accumulator_inst.p_reg[18] acc_out[18]
1 1
.names accumulator_inst.p_reg[19] acc_out[19]
1 1
.names accumulator_inst.a[18] accumulator_inst.a[15]
1 1
.names accumulator_inst.a[18] accumulator_inst.a[16]
1 1
.names accumulator_inst.a[18] accumulator_inst.a[17]
1 1
.names accumulator_inst.a_reg[15] accumulator_inst.a_reg[16]
1 1
.names accumulator_inst.a_reg[15] accumulator_inst.a_reg[17]
1 1
.names accumulator_inst.a_reg[15] accumulator_inst.a_reg[18]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.add_reg[16]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.add_reg[17]
1 1
.names accumulator_inst.add_reg[18] accumulator_inst.add_reg[19]
1 1
.names accumulator_inst.b[18] accumulator_inst.b[15]
1 1
.names accumulator_inst.b[18] accumulator_inst.b[16]
1 1
.names accumulator_inst.b[18] accumulator_inst.b[17]
1 1
.names accumulator_inst.b_reg[15] accumulator_inst.b_reg[16]
1 1
.names accumulator_inst.b_reg[15] accumulator_inst.b_reg[17]
1 1
.names accumulator_inst.b_reg[15] accumulator_inst.b_reg[18]
1 1
.names clk accumulator_inst.clk
1 1
.names accumulator_inst.p_reg[0] accumulator_inst.presubmult_out[0]
1 1
.names accumulator_inst.p_reg[1] accumulator_inst.presubmult_out[1]
1 1
.names accumulator_inst.p_reg[2] accumulator_inst.presubmult_out[2]
1 1
.names accumulator_inst.p_reg[3] accumulator_inst.presubmult_out[3]
1 1
.names accumulator_inst.p_reg[4] accumulator_inst.presubmult_out[4]
1 1
.names accumulator_inst.p_reg[5] accumulator_inst.presubmult_out[5]
1 1
.names accumulator_inst.p_reg[6] accumulator_inst.presubmult_out[6]
1 1
.names accumulator_inst.p_reg[7] accumulator_inst.presubmult_out[7]
1 1
.names accumulator_inst.p_reg[8] accumulator_inst.presubmult_out[8]
1 1
.names accumulator_inst.p_reg[9] accumulator_inst.presubmult_out[9]
1 1
.names accumulator_inst.p_reg[10] accumulator_inst.presubmult_out[10]
1 1
.names accumulator_inst.p_reg[11] accumulator_inst.presubmult_out[11]
1 1
.names accumulator_inst.p_reg[12] accumulator_inst.presubmult_out[12]
1 1
.names accumulator_inst.p_reg[13] accumulator_inst.presubmult_out[13]
1 1
.names accumulator_inst.p_reg[14] accumulator_inst.presubmult_out[14]
1 1
.names accumulator_inst.p_reg[15] accumulator_inst.presubmult_out[15]
1 1
.names accumulator_inst.p_reg[16] accumulator_inst.presubmult_out[16]
1 1
.names accumulator_inst.p_reg[17] accumulator_inst.presubmult_out[17]
1 1
.names accumulator_inst.p_reg[18] accumulator_inst.presubmult_out[18]
1 1
.names accumulator_inst.p_reg[19] accumulator_inst.presubmult_out[19]
1 1
.names rst accumulator_inst.rst
1 1
.names pop_cnt_r[0] data_int_out[0]
1 1
.names pop_cnt_r[1] data_int_out[1]
1 1
.names pop_cnt_r[2] data_int_out[2]
1 1
.names pop_cnt_r[3] data_int_out[3]
1 1
.names pop_cnt_r[4] data_int_out[4]
1 1
.names $false data_int_out[5]
1 1
.names $false data_int_out[6]
1 1
.names $false data_int_out[7]
1 1
.names double_adder_inst.out_0[0] data_int_out_sums[0]
1 1
.names double_adder_inst.out_0[1] data_int_out_sums[1]
1 1
.names double_adder_inst.out_0[2] data_int_out_sums[2]
1 1
.names double_adder_inst.out_0[3] data_int_out_sums[3]
1 1
.names double_adder_inst.out_0[4] data_int_out_sums[4]
1 1
.names double_adder_inst.out_0[5] data_int_out_sums[5]
1 1
.names double_adder_inst.out_0[6] data_int_out_sums[6]
1 1
.names double_adder_inst.out_0[7] data_int_out_sums[7]
1 1
.names double_adder_inst.out_1[0] data_int_out_sums[8]
1 1
.names double_adder_inst.out_1[1] data_int_out_sums[9]
1 1
.names double_adder_inst.out_1[2] data_int_out_sums[10]
1 1
.names double_adder_inst.out_1[3] data_int_out_sums[11]
1 1
.names double_adder_inst.out_1[4] data_int_out_sums[12]
1 1
.names double_adder_inst.out_1[5] data_int_out_sums[13]
1 1
.names double_adder_inst.out_1[6] data_int_out_sums[14]
1 1
.names double_adder_inst.out_1[7] data_int_out_sums[15]
1 1
.names double_adder_inst.en double_adder_en
1 1
.names clk double_adder_inst.clk
1 1
.names clr double_adder_inst.clr
1 1
.names double_adder_inst.out_0[0] double_adder_out[0][0]
1 1
.names double_adder_inst.out_0[1] double_adder_out[0][1]
1 1
.names double_adder_inst.out_0[2] double_adder_out[0][2]
1 1
.names double_adder_inst.out_0[3] double_adder_out[0][3]
1 1
.names double_adder_inst.out_0[4] double_adder_out[0][4]
1 1
.names double_adder_inst.out_0[5] double_adder_out[0][5]
1 1
.names double_adder_inst.out_0[6] double_adder_out[0][6]
1 1
.names double_adder_inst.out_0[7] double_adder_out[0][7]
1 1
.names double_adder_inst.out_0[8] double_adder_out[0][8]
1 1
.names double_adder_inst.out_1[0] double_adder_out[1][0]
1 1
.names double_adder_inst.out_1[1] double_adder_out[1][1]
1 1
.names double_adder_inst.out_1[2] double_adder_out[1][2]
1 1
.names double_adder_inst.out_1[3] double_adder_out[1][3]
1 1
.names double_adder_inst.out_1[4] double_adder_out[1][4]
1 1
.names double_adder_inst.out_1[5] double_adder_out[1][5]
1 1
.names double_adder_inst.out_1[6] double_adder_out[1][6]
1 1
.names double_adder_inst.out_1[7] double_adder_out[1][7]
1 1
.names double_adder_inst.out_1[8] double_adder_out[1][8]
1 1
.names acc_clear_and_go en_lif
1 1
.names neuron_lp_i.Voltage_i.en en_neuron
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][0]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][1]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][2]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][3]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][4]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][5]
1 1
.names mux_out_spike_a[0][7] mux_out_spike_a[0][6]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][0]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][1]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][2]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][3]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][4]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][5]
1 1
.names mux_out_spike_a[1][7] mux_out_spike_a[1][6]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][0]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][1]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][2]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][3]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][4]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][5]
1 1
.names mux_out_spike_b[0][7] mux_out_spike_b[0][6]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][0]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][1]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][2]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][3]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][4]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][5]
1 1
.names mux_out_spike_b[1][7] mux_out_spike_b[1][6]
1 1
.names $false mux_out_sum_1[1][1]
1 1
.names $false mux_out_sum_1[1][2]
1 1
.names $false mux_out_sum_1[1][3]
1 1
.names $false mux_out_sum_1[1][4]
1 1
.names $false mux_out_sum_1[1][5]
1 1
.names $false mux_out_sum_1[1][6]
1 1
.names $false mux_out_sum_1[1][7]
1 1
.names block_rd_cnt_lif neuron_lp_i.Voltage_i.block_rd_cnt_lif
1 1
.names clk neuron_lp_i.Voltage_i.clk
1 1
.names voltage_decay[0] neuron_lp_i.Voltage_i.decay[0]
1 1
.names voltage_decay[1] neuron_lp_i.Voltage_i.decay[1]
1 1
.names voltage_decay[2] neuron_lp_i.Voltage_i.decay[2]
1 1
.names voltage_decay[3] neuron_lp_i.Voltage_i.decay[3]
1 1
.names voltage_decay[4] neuron_lp_i.Voltage_i.decay[4]
1 1
.names voltage_decay[5] neuron_lp_i.Voltage_i.decay[5]
1 1
.names voltage_decay[6] neuron_lp_i.Voltage_i.decay[6]
1 1
.names voltage_decay[7] neuron_lp_i.Voltage_i.decay[7]
1 1
.names voltage_decay[8] neuron_lp_i.Voltage_i.decay[8]
1 1
.names voltage_decay[9] neuron_lp_i.Voltage_i.decay[9]
1 1
.names voltage_decay[10] neuron_lp_i.Voltage_i.decay[10]
1 1
.names voltage_decay[11] neuron_lp_i.Voltage_i.decay[11]
1 1
.names voltage_decay[12] neuron_lp_i.Voltage_i.decay[12]
1 1
.names voltage_decay[13] neuron_lp_i.Voltage_i.decay[13]
1 1
.names $true neuron_lp_i.Voltage_i.detection
1 1
.names en_neuron_d neuron_lp_i.Voltage_i.en_d
1 1
.names clk neuron_lp_i.Voltage_i.fifo_i.clk
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[2] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[3] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[4] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[4]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[5] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[5]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[6] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[6]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[7] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[7]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[8] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[8]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.wr_cnt[9] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addra[9]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[0] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[0]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[1] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[1]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[2] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[2]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[3] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[3]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[4] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[4]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[5] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[5]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[6] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[6]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[7] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[7]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[8] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[8]
1 1
.names neuron_lp_i.Voltage_i.fifo_i.rd_cnt[9] neuron_lp_i.Voltage_i.fifo_i.fifo_ram.addrb[9]
1 1
.names clk neuron_lp_i.Voltage_i.fifo_i.fifo_ram.clk
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[0]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[1]
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[2]
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[3]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[4]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[5]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[6]
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[7]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[8]
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[9]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[10]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[11]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[12]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[13]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[14]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[15]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[16]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[17]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[18]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[19]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[20]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[21]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[22]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[23]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[24]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[25]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[26]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[27]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[28]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[29]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[30]
1 1
.names $false neuron_lp_i.Voltage_i.fifo_i.fifo_ram.init_bram_to_zero.ram_index[31]
1 1
.names $true neuron_lp_i.Voltage_i.fifo_i.fifo_ram.regceb
1 1
.names neuron_lp_i.Voltage_i.fifo_i.fifo_ram.enb neuron_lp_i.Voltage_i.fifo_i.rden
1 1
.names clk neuron_lp_i.Voltage_i.integrator_i.clk
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[4]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.current_r1[5]
1 1
.names voltage_decay[0] neuron_lp_i.Voltage_i.integrator_i.decay[0]
1 1
.names voltage_decay[1] neuron_lp_i.Voltage_i.integrator_i.decay[1]
1 1
.names voltage_decay[2] neuron_lp_i.Voltage_i.integrator_i.decay[2]
1 1
.names voltage_decay[3] neuron_lp_i.Voltage_i.integrator_i.decay[3]
1 1
.names voltage_decay[4] neuron_lp_i.Voltage_i.integrator_i.decay[4]
1 1
.names voltage_decay[5] neuron_lp_i.Voltage_i.integrator_i.decay[5]
1 1
.names voltage_decay[6] neuron_lp_i.Voltage_i.integrator_i.decay[6]
1 1
.names voltage_decay[7] neuron_lp_i.Voltage_i.integrator_i.decay[7]
1 1
.names voltage_decay[8] neuron_lp_i.Voltage_i.integrator_i.decay[8]
1 1
.names voltage_decay[9] neuron_lp_i.Voltage_i.integrator_i.decay[9]
1 1
.names voltage_decay[10] neuron_lp_i.Voltage_i.integrator_i.decay[10]
1 1
.names voltage_decay[11] neuron_lp_i.Voltage_i.integrator_i.decay[11]
1 1
.names voltage_decay[12] neuron_lp_i.Voltage_i.integrator_i.decay[12]
1 1
.names voltage_decay[13] neuron_lp_i.Voltage_i.integrator_i.decay[13]
1 1
.names $true neuron_lp_i.Voltage_i.integrator_i.detection
1 1
.names en_neuron_d neuron_lp_i.Voltage_i.integrator_i.en
1 1
.names valid_int_neuron neuron_lp_i.Voltage_i.integrator_i.en_shift[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[0]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[1]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[2]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[3]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[4]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[5]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[6]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[7]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[8]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[9]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[10]
1 1
.names $false neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[11]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[31] neuron_lp_i.Voltage_i.integrator_i.output_old_shifted_r1[32]
1 1
.names neuron_lp_i.Voltage_i.integrator_i.output_old_decay_r1[0] neuron_lp_i.Voltage_i.integrator_i.p[0]
1 1
.names spike_s_out neuron_lp_i.Voltage_i.integrator_i.spike
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[0] neuron_lp_i.Voltage_i.integrator_i.stimolo[0]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[1] neuron_lp_i.Voltage_i.integrator_i.stimolo[1]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[2] neuron_lp_i.Voltage_i.integrator_i.stimolo[2]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[3] neuron_lp_i.Voltage_i.integrator_i.stimolo[3]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[4] neuron_lp_i.Voltage_i.integrator_i.stimolo[4]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[5] neuron_lp_i.Voltage_i.integrator_i.stimolo[5]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[6] neuron_lp_i.Voltage_i.integrator_i.stimolo[6]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[7] neuron_lp_i.Voltage_i.integrator_i.stimolo[7]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[8] neuron_lp_i.Voltage_i.integrator_i.stimolo[8]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[9] neuron_lp_i.Voltage_i.integrator_i.stimolo[9]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[10] neuron_lp_i.Voltage_i.integrator_i.stimolo[10]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[11] neuron_lp_i.Voltage_i.integrator_i.stimolo[11]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[12] neuron_lp_i.Voltage_i.integrator_i.stimolo[12]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[13] neuron_lp_i.Voltage_i.integrator_i.stimolo[13]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[14] neuron_lp_i.Voltage_i.integrator_i.stimolo[14]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[15] neuron_lp_i.Voltage_i.integrator_i.stimolo[15]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[16] neuron_lp_i.Voltage_i.integrator_i.stimolo[16]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[17] neuron_lp_i.Voltage_i.integrator_i.stimolo[17]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[18] neuron_lp_i.Voltage_i.integrator_i.stimolo[18]
1 1
.names neuron_lp_i.Voltage_i.stimolo_d[19] neuron_lp_i.Voltage_i.integrator_i.stimolo[19]
1 1
.names threshold[0] neuron_lp_i.Voltage_i.integrator_i.threshold[0]
1 1
.names threshold[1] neuron_lp_i.Voltage_i.integrator_i.threshold[1]
1 1
.names threshold[2] neuron_lp_i.Voltage_i.integrator_i.threshold[2]
1 1
.names threshold[3] neuron_lp_i.Voltage_i.integrator_i.threshold[3]
1 1
.names threshold[4] neuron_lp_i.Voltage_i.integrator_i.threshold[4]
1 1
.names threshold[5] neuron_lp_i.Voltage_i.integrator_i.threshold[5]
1 1
.names threshold[6] neuron_lp_i.Voltage_i.integrator_i.threshold[6]
1 1
.names threshold[7] neuron_lp_i.Voltage_i.integrator_i.threshold[7]
1 1
.names threshold[8] neuron_lp_i.Voltage_i.integrator_i.threshold[8]
1 1
.names threshold[9] neuron_lp_i.Voltage_i.integrator_i.threshold[9]
1 1
.names threshold[10] neuron_lp_i.Voltage_i.integrator_i.threshold[10]
1 1
.names threshold[11] neuron_lp_i.Voltage_i.integrator_i.threshold[11]
1 1
.names threshold[12] neuron_lp_i.Voltage_i.integrator_i.threshold[12]
1 1
.names threshold[13] neuron_lp_i.Voltage_i.integrator_i.threshold[13]
1 1
.names threshold[14] neuron_lp_i.Voltage_i.integrator_i.threshold[14]
1 1
.names threshold[15] neuron_lp_i.Voltage_i.integrator_i.threshold[15]
1 1
.names threshold[16] neuron_lp_i.Voltage_i.integrator_i.threshold[16]
1 1
.names threshold[17] neuron_lp_i.Voltage_i.integrator_i.threshold[17]
1 1
.names threshold[18] neuron_lp_i.Voltage_i.integrator_i.threshold[18]
1 1
.names threshold[19] neuron_lp_i.Voltage_i.integrator_i.threshold[19]
1 1
.names valid_int_neuron neuron_lp_i.Voltage_i.integrator_i.valid
1 1
.names spike_s_out neuron_lp_i.Voltage_i.spike
1 1
.names accumulator_inst.p_reg[0] neuron_lp_i.Voltage_i.stimolo[0]
1 1
.names accumulator_inst.p_reg[1] neuron_lp_i.Voltage_i.stimolo[1]
1 1
.names accumulator_inst.p_reg[2] neuron_lp_i.Voltage_i.stimolo[2]
1 1
.names accumulator_inst.p_reg[3] neuron_lp_i.Voltage_i.stimolo[3]
1 1
.names accumulator_inst.p_reg[4] neuron_lp_i.Voltage_i.stimolo[4]
1 1
.names accumulator_inst.p_reg[5] neuron_lp_i.Voltage_i.stimolo[5]
1 1
.names accumulator_inst.p_reg[6] neuron_lp_i.Voltage_i.stimolo[6]
1 1
.names accumulator_inst.p_reg[7] neuron_lp_i.Voltage_i.stimolo[7]
1 1
.names accumulator_inst.p_reg[8] neuron_lp_i.Voltage_i.stimolo[8]
1 1
.names accumulator_inst.p_reg[9] neuron_lp_i.Voltage_i.stimolo[9]
1 1
.names accumulator_inst.p_reg[10] neuron_lp_i.Voltage_i.stimolo[10]
1 1
.names accumulator_inst.p_reg[11] neuron_lp_i.Voltage_i.stimolo[11]
1 1
.names accumulator_inst.p_reg[12] neuron_lp_i.Voltage_i.stimolo[12]
1 1
.names accumulator_inst.p_reg[13] neuron_lp_i.Voltage_i.stimolo[13]
1 1
.names accumulator_inst.p_reg[14] neuron_lp_i.Voltage_i.stimolo[14]
1 1
.names accumulator_inst.p_reg[15] neuron_lp_i.Voltage_i.stimolo[15]
1 1
.names accumulator_inst.p_reg[16] neuron_lp_i.Voltage_i.stimolo[16]
1 1
.names accumulator_inst.p_reg[17] neuron_lp_i.Voltage_i.stimolo[17]
1 1
.names accumulator_inst.p_reg[18] neuron_lp_i.Voltage_i.stimolo[18]
1 1
.names accumulator_inst.p_reg[19] neuron_lp_i.Voltage_i.stimolo[19]
1 1
.names threshold[0] neuron_lp_i.Voltage_i.threshold[0]
1 1
.names threshold[1] neuron_lp_i.Voltage_i.threshold[1]
1 1
.names threshold[2] neuron_lp_i.Voltage_i.threshold[2]
1 1
.names threshold[3] neuron_lp_i.Voltage_i.threshold[3]
1 1
.names threshold[4] neuron_lp_i.Voltage_i.threshold[4]
1 1
.names threshold[5] neuron_lp_i.Voltage_i.threshold[5]
1 1
.names threshold[6] neuron_lp_i.Voltage_i.threshold[6]
1 1
.names threshold[7] neuron_lp_i.Voltage_i.threshold[7]
1 1
.names threshold[8] neuron_lp_i.Voltage_i.threshold[8]
1 1
.names threshold[9] neuron_lp_i.Voltage_i.threshold[9]
1 1
.names threshold[10] neuron_lp_i.Voltage_i.threshold[10]
1 1
.names threshold[11] neuron_lp_i.Voltage_i.threshold[11]
1 1
.names threshold[12] neuron_lp_i.Voltage_i.threshold[12]
1 1
.names threshold[13] neuron_lp_i.Voltage_i.threshold[13]
1 1
.names threshold[14] neuron_lp_i.Voltage_i.threshold[14]
1 1
.names threshold[15] neuron_lp_i.Voltage_i.threshold[15]
1 1
.names threshold[16] neuron_lp_i.Voltage_i.threshold[16]
1 1
.names threshold[17] neuron_lp_i.Voltage_i.threshold[17]
1 1
.names threshold[18] neuron_lp_i.Voltage_i.threshold[18]
1 1
.names threshold[19] neuron_lp_i.Voltage_i.threshold[19]
1 1
.names valid_int_neuron neuron_lp_i.Voltage_i.valid
1 1
.names block_rd_cnt_lif neuron_lp_i.block_rd_cnt_lif
1 1
.names clk neuron_lp_i.clk
1 1
.names neuron_lp_i.Voltage_i.en neuron_lp_i.en
1 1
.names en_neuron_d neuron_lp_i.en_d
1 1
.names clk neuron_lp_i.s2p_i.clk
1 1
.names valid_int_neuron neuron_lp_i.s2p_i.en
1 1
.names spike_s_out neuron_lp_i.s2p_i.spike_s
1 1
.names neuron_lp_i.s2p_i.spike_p[0] neuron_lp_i.spike_p[0]
1 1
.names neuron_lp_i.s2p_i.spike_p[1] neuron_lp_i.spike_p[1]
1 1
.names spike_s_out neuron_lp_i.spike_s
1 1
.names accumulator_inst.p_reg[0] neuron_lp_i.synaptic_current[0]
1 1
.names accumulator_inst.p_reg[1] neuron_lp_i.synaptic_current[1]
1 1
.names accumulator_inst.p_reg[2] neuron_lp_i.synaptic_current[2]
1 1
.names accumulator_inst.p_reg[3] neuron_lp_i.synaptic_current[3]
1 1
.names accumulator_inst.p_reg[4] neuron_lp_i.synaptic_current[4]
1 1
.names accumulator_inst.p_reg[5] neuron_lp_i.synaptic_current[5]
1 1
.names accumulator_inst.p_reg[6] neuron_lp_i.synaptic_current[6]
1 1
.names accumulator_inst.p_reg[7] neuron_lp_i.synaptic_current[7]
1 1
.names accumulator_inst.p_reg[8] neuron_lp_i.synaptic_current[8]
1 1
.names accumulator_inst.p_reg[9] neuron_lp_i.synaptic_current[9]
1 1
.names accumulator_inst.p_reg[10] neuron_lp_i.synaptic_current[10]
1 1
.names accumulator_inst.p_reg[11] neuron_lp_i.synaptic_current[11]
1 1
.names accumulator_inst.p_reg[12] neuron_lp_i.synaptic_current[12]
1 1
.names accumulator_inst.p_reg[13] neuron_lp_i.synaptic_current[13]
1 1
.names accumulator_inst.p_reg[14] neuron_lp_i.synaptic_current[14]
1 1
.names accumulator_inst.p_reg[15] neuron_lp_i.synaptic_current[15]
1 1
.names accumulator_inst.p_reg[16] neuron_lp_i.synaptic_current[16]
1 1
.names accumulator_inst.p_reg[17] neuron_lp_i.synaptic_current[17]
1 1
.names accumulator_inst.p_reg[18] neuron_lp_i.synaptic_current[18]
1 1
.names accumulator_inst.p_reg[19] neuron_lp_i.synaptic_current[19]
1 1
.names threshold[0] neuron_lp_i.threshold[0]
1 1
.names threshold[1] neuron_lp_i.threshold[1]
1 1
.names threshold[2] neuron_lp_i.threshold[2]
1 1
.names threshold[3] neuron_lp_i.threshold[3]
1 1
.names threshold[4] neuron_lp_i.threshold[4]
1 1
.names threshold[5] neuron_lp_i.threshold[5]
1 1
.names threshold[6] neuron_lp_i.threshold[6]
1 1
.names threshold[7] neuron_lp_i.threshold[7]
1 1
.names threshold[8] neuron_lp_i.threshold[8]
1 1
.names threshold[9] neuron_lp_i.threshold[9]
1 1
.names threshold[10] neuron_lp_i.threshold[10]
1 1
.names threshold[11] neuron_lp_i.threshold[11]
1 1
.names threshold[12] neuron_lp_i.threshold[12]
1 1
.names threshold[13] neuron_lp_i.threshold[13]
1 1
.names threshold[14] neuron_lp_i.threshold[14]
1 1
.names threshold[15] neuron_lp_i.threshold[15]
1 1
.names threshold[16] neuron_lp_i.threshold[16]
1 1
.names threshold[17] neuron_lp_i.threshold[17]
1 1
.names threshold[18] neuron_lp_i.threshold[18]
1 1
.names threshold[19] neuron_lp_i.threshold[19]
1 1
.names neuron_lp_i.s2p_i.valid neuron_lp_i.valid
1 1
.names voltage_decay[0] neuron_lp_i.voltage_decay[0]
1 1
.names voltage_decay[1] neuron_lp_i.voltage_decay[1]
1 1
.names voltage_decay[2] neuron_lp_i.voltage_decay[2]
1 1
.names voltage_decay[3] neuron_lp_i.voltage_decay[3]
1 1
.names voltage_decay[4] neuron_lp_i.voltage_decay[4]
1 1
.names voltage_decay[5] neuron_lp_i.voltage_decay[5]
1 1
.names voltage_decay[6] neuron_lp_i.voltage_decay[6]
1 1
.names voltage_decay[7] neuron_lp_i.voltage_decay[7]
1 1
.names voltage_decay[8] neuron_lp_i.voltage_decay[8]
1 1
.names voltage_decay[9] neuron_lp_i.voltage_decay[9]
1 1
.names voltage_decay[10] neuron_lp_i.voltage_decay[10]
1 1
.names voltage_decay[11] neuron_lp_i.voltage_decay[11]
1 1
.names voltage_decay[12] neuron_lp_i.voltage_decay[12]
1 1
.names voltage_decay[13] neuron_lp_i.voltage_decay[13]
1 1
.names valid_int_neuron neuron_lp_i.voltage_ready
1 1
.names spike_a1[0][7] spike_a1[0][0]
1 1
.names spike_a1[0][7] spike_a1[0][1]
1 1
.names spike_a1[0][7] spike_a1[0][2]
1 1
.names spike_a1[0][7] spike_a1[0][3]
1 1
.names spike_a1[0][7] spike_a1[0][4]
1 1
.names spike_a1[0][7] spike_a1[0][5]
1 1
.names spike_a1[0][7] spike_a1[0][6]
1 1
.names spike_a1[1][7] spike_a1[1][0]
1 1
.names spike_a1[1][7] spike_a1[1][1]
1 1
.names spike_a1[1][7] spike_a1[1][2]
1 1
.names spike_a1[1][7] spike_a1[1][3]
1 1
.names spike_a1[1][7] spike_a1[1][4]
1 1
.names spike_a1[1][7] spike_a1[1][5]
1 1
.names spike_a1[1][7] spike_a1[1][6]
1 1
.names spike_a2[0][7] spike_a2[0][0]
1 1
.names spike_a2[0][7] spike_a2[0][1]
1 1
.names spike_a2[0][7] spike_a2[0][2]
1 1
.names spike_a2[0][7] spike_a2[0][3]
1 1
.names spike_a2[0][7] spike_a2[0][4]
1 1
.names spike_a2[0][7] spike_a2[0][5]
1 1
.names spike_a2[0][7] spike_a2[0][6]
1 1
.names spike_a2[1][7] spike_a2[1][0]
1 1
.names spike_a2[1][7] spike_a2[1][1]
1 1
.names spike_a2[1][7] spike_a2[1][2]
1 1
.names spike_a2[1][7] spike_a2[1][3]
1 1
.names spike_a2[1][7] spike_a2[1][4]
1 1
.names spike_a2[1][7] spike_a2[1][5]
1 1
.names spike_a2[1][7] spike_a2[1][6]
1 1
.names spike_b1[0][7] spike_b1[0][0]
1 1
.names spike_b1[0][7] spike_b1[0][1]
1 1
.names spike_b1[0][7] spike_b1[0][2]
1 1
.names spike_b1[0][7] spike_b1[0][3]
1 1
.names spike_b1[0][7] spike_b1[0][4]
1 1
.names spike_b1[0][7] spike_b1[0][5]
1 1
.names spike_b1[0][7] spike_b1[0][6]
1 1
.names spike_b1[1][7] spike_b1[1][0]
1 1
.names spike_b1[1][7] spike_b1[1][1]
1 1
.names spike_b1[1][7] spike_b1[1][2]
1 1
.names spike_b1[1][7] spike_b1[1][3]
1 1
.names spike_b1[1][7] spike_b1[1][4]
1 1
.names spike_b1[1][7] spike_b1[1][5]
1 1
.names spike_b1[1][7] spike_b1[1][6]
1 1
.names spike_b2[0][7] spike_b2[0][0]
1 1
.names spike_b2[0][7] spike_b2[0][1]
1 1
.names spike_b2[0][7] spike_b2[0][2]
1 1
.names spike_b2[0][7] spike_b2[0][3]
1 1
.names spike_b2[0][7] spike_b2[0][4]
1 1
.names spike_b2[0][7] spike_b2[0][5]
1 1
.names spike_b2[0][7] spike_b2[0][6]
1 1
.names spike_b2[1][7] spike_b2[1][0]
1 1
.names spike_b2[1][7] spike_b2[1][1]
1 1
.names spike_b2[1][7] spike_b2[1][2]
1 1
.names spike_b2[1][7] spike_b2[1][3]
1 1
.names spike_b2[1][7] spike_b2[1][4]
1 1
.names spike_b2[1][7] spike_b2[1][5]
1 1
.names spike_b2[1][7] spike_b2[1][6]
1 1
.names neuron_lp_i.s2p_i.spike_p[0] spike_p_out[0]
1 1
.names neuron_lp_i.s2p_i.spike_p[1] spike_p_out[1]
1 1
.names neuron_lp_i.s2p_i.valid valid_neuron
1 1
.names data_int1[0] weights_a[0][0]
1 1
.names data_int1[1] weights_a[0][1]
1 1
.names data_int1[2] weights_a[0][2]
1 1
.names data_int1[3] weights_a[0][3]
1 1
.names data_int1[4] weights_a[0][4]
1 1
.names data_int1[5] weights_a[0][5]
1 1
.names data_int1[6] weights_a[0][6]
1 1
.names data_int1[7] weights_a[0][7]
1 1
.names data_int1[8] weights_a[1][0]
1 1
.names data_int1[9] weights_a[1][1]
1 1
.names data_int1[10] weights_a[1][2]
1 1
.names data_int1[11] weights_a[1][3]
1 1
.names data_int1[12] weights_a[1][4]
1 1
.names data_int1[13] weights_a[1][5]
1 1
.names data_int1[14] weights_a[1][6]
1 1
.names data_int1[15] weights_a[1][7]
1 1
.names data_int2[0] weights_b[0][0]
1 1
.names data_int2[1] weights_b[0][1]
1 1
.names data_int2[2] weights_b[0][2]
1 1
.names data_int2[3] weights_b[0][3]
1 1
.names data_int2[4] weights_b[0][4]
1 1
.names data_int2[5] weights_b[0][5]
1 1
.names data_int2[6] weights_b[0][6]
1 1
.names data_int2[7] weights_b[0][7]
1 1
.names data_int2[8] weights_b[1][0]
1 1
.names data_int2[9] weights_b[1][1]
1 1
.names data_int2[10] weights_b[1][2]
1 1
.names data_int2[11] weights_b[1][3]
1 1
.names data_int2[12] weights_b[1][4]
1 1
.names data_int2[13] weights_b[1][5]
1 1
.names data_int2[14] weights_b[1][6]
1 1
.names data_int2[15] weights_b[1][7]
1 1
.end
