|project
CLOCK_50 => CLOCK_50.IN5
KEY[0] => reset.IN5
KEY[1] => go.IN1
KEY[2] => go2.IN1
KEY[3] => ~NO_FANOUT~
SW[0] => down.IN1
SW[1] => up.IN1
SW[2] => right.IN1
SW[3] => left.IN1
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
HEX0[0] <= count_sec:s0.port6
HEX0[1] <= count_sec:s0.port6
HEX0[2] <= count_sec:s0.port6
HEX0[3] <= count_sec:s0.port6
HEX0[4] <= count_sec:s0.port6
HEX0[5] <= count_sec:s0.port6
HEX0[6] <= count_sec:s0.port6
HEX1[0] <= count_sec:s0.port5
HEX1[1] <= count_sec:s0.port5
HEX1[2] <= count_sec:s0.port5
HEX1[3] <= count_sec:s0.port5
HEX1[4] <= count_sec:s0.port5
HEX1[5] <= count_sec:s0.port5
HEX1[6] <= count_sec:s0.port5


|project|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|project|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|project|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0
reset => reset.IN4
clock => clock.IN4
enable => enable.IN1
reset_rd => reset_rd.IN4
count_second[0] <= count_second:s4.port4
count_second[1] <= count_second:s4.port4
count_second[2] <= count_second:s4.port4
count_second[3] <= count_second:s4.port4
hex1[0] <= hex_decoder:s7.port1
hex1[1] <= hex_decoder:s7.port1
hex1[2] <= hex_decoder:s7.port1
hex1[3] <= hex_decoder:s7.port1
hex1[4] <= hex_decoder:s7.port1
hex1[5] <= hex_decoder:s7.port1
hex1[6] <= hex_decoder:s7.port1
hex0[0] <= hex_decoder:s8.port1
hex0[1] <= hex_decoder:s8.port1
hex0[2] <= hex_decoder:s8.port1
hex0[3] <= hex_decoder:s8.port1
hex0[4] <= hex_decoder:s8.port1
hex0[5] <= hex_decoder:s8.port1
hex0[6] <= hex_decoder:s8.port1


|project|count_sec:s0|rate_divider_second:s3
reset => always0.IN0
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
clock => out[16].CLK
clock => out[17].CLK
clock => out[18].CLK
clock => out[19].CLK
clock => out[20].CLK
clock => out[21].CLK
clock => out[22].CLK
clock => out[23].CLK
clock => out[24].CLK
clock => out[25].CLK
resetn => always0.IN1
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0|count_second:s4
reset => always0.IN0
clock => count_second[0]~reg0.CLK
clock => count_second[1]~reg0.CLK
clock => count_second[2]~reg0.CLK
clock => count_second[3]~reg0.CLK
resetn => always0.IN1
enable => count_second.OUTPUTSELECT
enable => count_second.OUTPUTSELECT
enable => count_second.OUTPUTSELECT
enable => count_second.OUTPUTSELECT
count_second[0] <= count_second[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_second[1] <= count_second[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_second[2] <= count_second[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_second[3] <= count_second[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0|hex_second:s5
reset => always0.IN0
clock => hex_second[0]~reg0.CLK
clock => hex_second[1]~reg0.CLK
clock => hex_second[2]~reg0.CLK
clock => hex_second[3]~reg0.CLK
resetn => always0.IN1
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
hex_second[0] <= hex_second[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[1] <= hex_second[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[2] <= hex_second[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[3] <= hex_second[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0|hex_second:s6
reset => always0.IN0
clock => hex_second[0]~reg0.CLK
clock => hex_second[1]~reg0.CLK
clock => hex_second[2]~reg0.CLK
clock => hex_second[3]~reg0.CLK
resetn => always0.IN1
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
enable => hex_second.OUTPUTSELECT
hex_second[0] <= hex_second[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[1] <= hex_second[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[2] <= hex_second[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_second[3] <= hex_second[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0|hex_decoder:s7
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_sec:s0|hex_decoder:s8
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|count_direction:s1
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
clock => direction[0]~reg0.CLK
clock => direction[1]~reg0.CLK
enable0 => always0.IN0
enable1 => always0.IN1
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0
reset => reset.IN5
clock => clock.IN5
go => Selector1.IN2
go => Selector3.IN1
go => Selector0.IN1
go => Selector2.IN1
go => Selector4.IN1
go2 => Selector0.IN3
go2 => Selector11.IN1
count_second[0] => Equal2.IN3
count_second[1] => Equal2.IN2
count_second[2] => Equal2.IN1
count_second[3] => Equal2.IN0
stop => next_state.DATAB
stop => next_state.DATAA
stop => Selector4.IN5
stop => Selector10.IN2
stop => Selector7.IN2
direction[0] => direction[0].IN1
direction[1] => direction[1].IN1
collision => next_state.OUTPUTSELECT
collision => next_state.OUTPUTSELECT
collision => Selector11.IN3
ld_map <= ld_map.DB_MAX_OUTPUT_PORT_TYPE
ld_player <= ld_player.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= ld_player.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
capture <= capture.DB_MAX_OUTPUT_PORT_TYPE
increment <= incre.DB_MAX_OUTPUT_PORT_TYPE
ld_blk1 <= mux_ld_blk:c4.port3
ld_blk2 <= mux_ld_blk:c4.port4
ld_blk3 <= mux_ld_blk:c4.port5
ld_blk4 <= mux_ld_blk:c4.port6
ld_blk5 <= mux_ld_blk:c4.port7
ld_blk6 <= mux_ld_blk:c4.port8
ld_blk7 <= mux_ld_blk:c4.port9
ld_blk8 <= mux_ld_blk:c4.port10
ld_blk9 <= mux_ld_blk:c4.port11
ld_blk10 <= mux_ld_blk:c4.port12
draw <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
wren <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_sec <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
reset_counter <= reset_counter.DB_MAX_OUTPUT_PORT_TYPE
resetn <= reset_new.DB_MAX_OUTPUT_PORT_TYPE
reset_rd <= reset_rd.DB_MAX_OUTPUT_PORT_TYPE
count_dir <= count_dir.DB_MAX_OUTPUT_PORT_TYPE
player_draw <= player_draw.DB_MAX_OUTPUT_PORT_TYPE
reset_draw <= reset_draw.DB_MAX_OUTPUT_PORT_TYPE
signal <= count_three:p0.port5
change_dir <= count_three:p0.port6
cap_random <= count_capture:p1.port5
store_random <= count_capture:p1.port6


|project|control:c0|count_three:p0
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0].CLK
clock => q[1].CLK
resetn => ~NO_FANOUT~
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
signal <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
change_dir <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0|count_capture:p1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0].CLK
clock => q[1].CLK
resetn => ~NO_FANOUT~
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cap_random <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
store_random <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0|delay_counter:c1
resetn => always0.IN0
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
clock => out[16].CLK
clock => out[17].CLK
clock => out[18].CLK
clock => out[19].CLK
resetnew => always0.IN1
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0|block_frame_counter:c2
resetn => always0.IN0
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
resetnew => always0.IN1
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0|counter_ld:c3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
reset => always0.IN0
resetn => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|control:c0|mux_ld_blk:c4
direction[0] => Decoder0.IN1
direction[1] => Decoder0.IN0
enable => Decoder1.IN0
ld_number[0] => Decoder1.IN4
ld_number[1] => Decoder1.IN3
ld_number[2] => Decoder1.IN2
ld_blk1 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk2 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk3 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk4 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk5 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk6 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk7 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk8 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk9 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ld_blk10 <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0
reset => reset.IN7
clock => clock.IN7
reset_counter => reset_counter.IN5
reset_draw => reset_draw.IN4
enable => enable.IN3
increment => increment.IN1
ld_map => ld_map.IN1
colour_in[0] => colour_in[0].IN2
colour_in[1] => colour_in[1].IN2
colour_in[2] => colour_in[2].IN2
direction[0] => direction[0].IN3
direction[1] => direction[1].IN3
cap_random => cap_random.IN1
store_random => store_random.IN1
ld_blk1 => ld_blk1.IN1
ld_blk2 => ld_blk2.IN1
ld_blk3 => ld_blk3.IN1
ld_blk4 => ld_blk4.IN1
ld_blk5 => ld_blk5.IN1
ld_blk6 => ld_blk6.IN1
ld_blk7 => ld_blk7.IN1
ld_blk8 => ld_blk8.IN1
ld_blk9 => ld_blk9.IN1
ld_blk10 => ld_blk10.IN1
ld_player => ld_player.IN1
player_draw => player_draw.IN2
left => left.IN1
right => right.IN1
up => up.IN1
down => down.IN1
x_out[0] <= draw:d8.port11
x_out[1] <= draw:d8.port11
x_out[2] <= draw:d8.port11
x_out[3] <= draw:d8.port11
x_out[4] <= draw:d8.port11
x_out[5] <= draw:d8.port11
x_out[6] <= draw:d8.port11
x_out[7] <= draw:d8.port11
y_out[0] <= draw:d8.port12
y_out[1] <= draw:d8.port12
y_out[2] <= draw:d8.port12
y_out[3] <= draw:d8.port12
y_out[4] <= draw:d8.port12
y_out[5] <= draw:d8.port12
y_out[6] <= draw:d8.port12
colour_out[0] <= draw:d8.port13
colour_out[1] <= draw:d8.port13
colour_out[2] <= draw:d8.port13
collision <= register_blk:d7.port25
stop <= stop.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1
random_reset => random_reset.IN4
random_clock => random_clock.IN4
dir[0] => num_dir[4].IN1
dir[1] => num_dir[5].IN1
cap_random => cap_random.IN1
store_random => store_random.IN1
random_coord[0] <= rand_coord_mux:g3.port3
random_coord[1] <= rand_coord_mux:g3.port3
random_coord[2] <= rand_coord_mux:g3.port3
random_coord[3] <= rand_coord_mux:g3.port3
random_coord[4] <= rand_coord_mux:g3.port3
random_coord[5] <= rand_coord_mux:g3.port3
random_coord[6] <= rand_coord_mux:g3.port3
random_coord[7] <= rand_coord_mux:g3.port3
random_coord[8] <= rand_coord_mux:g3.port3
random_coord[9] <= rand_coord_mux:g3.port3
random_coord[10] <= rand_coord_mux:g3.port3
random_coord[11] <= rand_coord_mux:g3.port3
random_coord[12] <= rand_coord_mux:g3.port3
random_coord[13] <= rand_coord_mux:g3.port3
random_coord[14] <= rand_coord_mux:g3.port3


|project|datapath:d0|random_generator:d1|random:g0
random_reset => random_reset.IN4
random_clock => random_clock.IN4
random_en => random_en.IN4
random_out[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
random_out[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
random_out[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
random_out[3] <= <GND>


|project|datapath:d0|random_generator:d1|random:g0|random_piece:z0
ran_reset => out.OUTPUTSELECT
ran_clock => out.CLK
ran_en => out.OUTPUTSELECT
ran_in => out.OUTPUTSELECT
ran_sig <= out.DB_MAX_OUTPUT_PORT_TYPE
ran_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|random:g0|random_piece_dif:z1
ran_reset => out.OUTPUTSELECT
ran_clock => out.CLK
ran_en => out.OUTPUTSELECT
ran_in => out.OUTPUTSELECT
ran_sig <= out.DB_MAX_OUTPUT_PORT_TYPE
ran_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|random:g0|random_piece_dif:z2
ran_reset => out.OUTPUTSELECT
ran_clock => out.CLK
ran_en => out.OUTPUTSELECT
ran_in => out.OUTPUTSELECT
ran_sig <= out.DB_MAX_OUTPUT_PORT_TYPE
ran_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|random:g0|random_piece:z3
ran_reset => out.OUTPUTSELECT
ran_clock => out.CLK
ran_en => out.OUTPUTSELECT
ran_in => out.OUTPUTSELECT
ran_sig <= out.DB_MAX_OUTPUT_PORT_TYPE
ran_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|reg_rand:g1
reg_reset => prev.OUTPUTSELECT
reg_reset => prev.OUTPUTSELECT
reg_reset => prev.OUTPUTSELECT
reg_reset => prev.OUTPUTSELECT
reg_reset => current.OUTPUTSELECT
reg_reset => current.OUTPUTSELECT
reg_reset => current.OUTPUTSELECT
reg_reset => current.OUTPUTSELECT
reg_clock => current[0]~reg0.CLK
reg_clock => current[1]~reg0.CLK
reg_clock => current[2]~reg0.CLK
reg_clock => current[3]~reg0.CLK
reg_clock => prev[0]~reg0.CLK
reg_clock => prev[1]~reg0.CLK
reg_clock => prev[2]~reg0.CLK
reg_clock => prev[3]~reg0.CLK
reg_en => prev.OUTPUTSELECT
reg_en => prev.OUTPUTSELECT
reg_en => prev.OUTPUTSELECT
reg_en => prev.OUTPUTSELECT
reg_en => current.OUTPUTSELECT
reg_en => current.OUTPUTSELECT
reg_en => current.OUTPUTSELECT
reg_en => current.OUTPUTSELECT
rand_num_in[0] => current.DATAB
rand_num_in[1] => current.DATAB
rand_num_in[2] => current.DATAB
rand_num_in[3] => current.DATAB
current[0] <= current[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current[1] <= current[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current[2] <= current[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current[3] <= current[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prev[0] <= prev[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prev[1] <= prev[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prev[2] <= prev[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prev[3] <= prev[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|filter:g2
filt_reset => filt_num_out.OUTPUTSELECT
filt_reset => filt_num_out.OUTPUTSELECT
filt_reset => filt_num_out.OUTPUTSELECT
filt_reset => filt_num_out.OUTPUTSELECT
filt_clock => filt_num_out[0]~reg0.CLK
filt_clock => filt_num_out[1]~reg0.CLK
filt_clock => filt_num_out[2]~reg0.CLK
filt_clock => filt_num_out[3]~reg0.CLK
cur_num_in[0] => Equal0.IN7
cur_num_in[0] => Add1.IN8
cur_num_in[0] => Equal1.IN7
cur_num_in[0] => Add3.IN8
cur_num_in[0] => filt_num_out.DATAA
cur_num_in[0] => Equal2.IN3
cur_num_in[1] => Equal0.IN6
cur_num_in[1] => Add1.IN7
cur_num_in[1] => Equal1.IN6
cur_num_in[1] => Add3.IN7
cur_num_in[1] => filt_num_out.DATAA
cur_num_in[1] => Equal2.IN2
cur_num_in[2] => Equal0.IN5
cur_num_in[2] => Add1.IN6
cur_num_in[2] => Equal1.IN5
cur_num_in[2] => Add3.IN6
cur_num_in[2] => filt_num_out.DATAA
cur_num_in[2] => Equal2.IN1
cur_num_in[3] => Equal0.IN4
cur_num_in[3] => Add1.IN5
cur_num_in[3] => Equal1.IN4
cur_num_in[3] => Add3.IN5
cur_num_in[3] => filt_num_out.DATAA
cur_num_in[3] => Equal2.IN0
prev_num_in[0] => Add0.IN8
prev_num_in[0] => Add2.IN8
prev_num_in[1] => Add0.IN7
prev_num_in[1] => Add2.IN7
prev_num_in[2] => Add0.IN6
prev_num_in[2] => Add2.IN6
prev_num_in[3] => Add0.IN5
prev_num_in[3] => Add2.IN5
filt_num_out[0] <= filt_num_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filt_num_out[1] <= filt_num_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filt_num_out[2] <= filt_num_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filt_num_out[3] <= filt_num_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|random_generator:d1|rand_coord_mux:g3
coord_mux_reset => ~NO_FANOUT~
coord_mux_clock => ~NO_FANOUT~
num_dir[0] => Decoder0.IN5
num_dir[0] => Decoder1.IN4
num_dir[1] => Decoder0.IN4
num_dir[1] => Decoder1.IN3
num_dir[2] => Decoder0.IN3
num_dir[2] => Decoder1.IN2
num_dir[3] => Decoder0.IN2
num_dir[3] => Decoder1.IN1
num_dir[4] => Decoder0.IN1
num_dir[4] => Decoder1.IN0
num_dir[5] => Decoder0.IN0
random_coord[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
random_coord[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
random_coord[2] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
random_coord[3] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
random_coord[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
random_coord[5] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
random_coord[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
random_coord[7] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
random_coord[8] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
random_coord[9] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
random_coord[10] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
random_coord[11] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
random_coord[12] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
random_coord[13] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
random_coord[14] <= <GND>


|project|datapath:d0|counter_draw_x:d2
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|rate_divider_draw:d3
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|counter_draw_y:d4
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|blk_counter:d5
reset => always0.IN0
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
reset_counter => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|keyboard_dir:d6
left => down_d.DATAB
left => up_d.DATAB
left => right_d.DATAB
left => left_d.DATAA
right => down_d.DATAB
right => up_d.DATAB
right => right_d.DATAA
right => left_d.DATAB
up => down_d.DATAB
up => up_d.DATAA
up => right_d.DATAB
up => left_d.DATAB
down => down_d.DATAA
down => up_d.DATAB
down => right_d.DATAB
down => left_d.DATAB
direction[0] => Equal0.IN1
direction[0] => Equal1.IN0
direction[0] => Equal2.IN1
direction[0] => Equal3.IN1
direction[1] => Equal0.IN0
direction[1] => Equal1.IN1
direction[1] => Equal2.IN0
direction[1] => Equal3.IN0
left_d <= left_d$latch.DB_MAX_OUTPUT_PORT_TYPE
right_d <= right_d$latch.DB_MAX_OUTPUT_PORT_TYPE
up_d <= up_d$latch.DB_MAX_OUTPUT_PORT_TYPE
down_d <= down_d$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7
reg_reset => reg_reset.IN11
reg_clock => reg_clock.IN11
colour_in[0] => Equal0.IN2
colour_in[1] => Equal0.IN1
colour_in[2] => Equal0.IN0
reg_coord_in[0] => reg_coord_in[0].IN10
reg_coord_in[1] => reg_coord_in[1].IN10
reg_coord_in[2] => reg_coord_in[2].IN10
reg_coord_in[3] => reg_coord_in[3].IN10
reg_coord_in[4] => reg_coord_in[4].IN10
reg_coord_in[5] => reg_coord_in[5].IN10
reg_coord_in[6] => reg_coord_in[6].IN10
reg_coord_in[7] => reg_coord_in[7].IN10
reg_coord_in[8] => reg_coord_in[8].IN10
reg_coord_in[9] => reg_coord_in[9].IN10
reg_coord_in[10] => reg_coord_in[10].IN10
reg_coord_in[11] => reg_coord_in[11].IN10
reg_coord_in[12] => reg_coord_in[12].IN10
reg_coord_in[13] => reg_coord_in[13].IN10
reg_coord_in[14] => reg_coord_in[14].IN10
reg_enable => reg_enable.IN11
reg_dir[0] => reg_dir[0].IN10
reg_dir[1] => reg_dir[1].IN10
ld_blk1 => ld_blk1.IN1
ld_blk2 => ld_blk2.IN1
ld_blk3 => ld_blk3.IN1
ld_blk4 => ld_blk4.IN1
ld_blk5 => ld_blk5.IN1
ld_blk6 => ld_blk6.IN1
ld_blk7 => ld_blk7.IN1
ld_blk8 => ld_blk8.IN1
ld_blk9 => ld_blk9.IN1
ld_blk10 => ld_blk10.IN1
ld_player => ld_player.IN1
player_draw => Mux0.IN32
player_draw => Mux1.IN32
player_draw => Mux2.IN32
player_draw => Mux3.IN32
player_draw => Mux4.IN32
player_draw => Mux5.IN32
player_draw => Mux6.IN32
player_draw => Mux7.IN32
player_draw => Mux8.IN32
player_draw => Mux9.IN32
player_draw => Mux10.IN32
player_draw => Mux11.IN32
player_draw => Mux12.IN32
player_draw => Mux13.IN32
player_draw => Mux14.IN32
left => left.IN1
right => right.IN1
up => up.IN1
down => down.IN1
reg_count[0] => Mux0.IN36
reg_count[0] => Mux1.IN36
reg_count[0] => Mux2.IN36
reg_count[0] => Mux3.IN36
reg_count[0] => Mux4.IN36
reg_count[0] => Mux5.IN36
reg_count[0] => Mux6.IN36
reg_count[0] => Mux7.IN36
reg_count[0] => Mux8.IN36
reg_count[0] => Mux9.IN36
reg_count[0] => Mux10.IN36
reg_count[0] => Mux11.IN36
reg_count[0] => Mux12.IN36
reg_count[0] => Mux13.IN36
reg_count[0] => Mux14.IN36
reg_count[1] => Mux0.IN35
reg_count[1] => Mux1.IN35
reg_count[1] => Mux2.IN35
reg_count[1] => Mux3.IN35
reg_count[1] => Mux4.IN35
reg_count[1] => Mux5.IN35
reg_count[1] => Mux6.IN35
reg_count[1] => Mux7.IN35
reg_count[1] => Mux8.IN35
reg_count[1] => Mux9.IN35
reg_count[1] => Mux10.IN35
reg_count[1] => Mux11.IN35
reg_count[1] => Mux12.IN35
reg_count[1] => Mux13.IN35
reg_count[1] => Mux14.IN35
reg_count[2] => Mux0.IN34
reg_count[2] => Mux1.IN34
reg_count[2] => Mux2.IN34
reg_count[2] => Mux3.IN34
reg_count[2] => Mux4.IN34
reg_count[2] => Mux5.IN34
reg_count[2] => Mux6.IN34
reg_count[2] => Mux7.IN34
reg_count[2] => Mux8.IN34
reg_count[2] => Mux9.IN34
reg_count[2] => Mux10.IN34
reg_count[2] => Mux11.IN34
reg_count[2] => Mux12.IN34
reg_count[2] => Mux13.IN34
reg_count[2] => Mux14.IN34
reg_count[3] => Mux0.IN33
reg_count[3] => Mux1.IN33
reg_count[3] => Mux2.IN33
reg_count[3] => Mux3.IN33
reg_count[3] => Mux4.IN33
reg_count[3] => Mux5.IN33
reg_count[3] => Mux6.IN33
reg_count[3] => Mux7.IN33
reg_count[3] => Mux8.IN33
reg_count[3] => Mux9.IN33
reg_count[3] => Mux10.IN33
reg_count[3] => Mux11.IN33
reg_count[3] => Mux12.IN33
reg_count[3] => Mux13.IN33
reg_count[3] => Mux14.IN33
blk_out[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
blk_out[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
blk_out[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
blk_out[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
blk_out[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
blk_out[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
blk_out[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
blk_out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
blk_out[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
blk_out[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
blk_out[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
blk_out[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
blk_out[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
blk_out[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
blk_out[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= <GND>
colour_out[1] <= colour_out.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r0
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r0|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r0|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r1
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r1|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r1|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r2
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r2|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r2|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r3
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r3|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r3|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r4
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r4|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r4|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r5
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r5|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r5|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r6
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r6|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r6|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r7
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r7|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r7|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r8
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r8|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r8|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r9
co_reset => co_reset.IN2
co_clock => co_clock.IN2
co_coord_in[0] => co_coord_in[0].IN1
co_coord_in[1] => co_coord_in[1].IN1
co_coord_in[2] => co_coord_in[2].IN1
co_coord_in[3] => co_coord_in[3].IN1
co_coord_in[4] => co_coord_in[4].IN1
co_coord_in[5] => co_coord_in[5].IN1
co_coord_in[6] => co_coord_in[6].IN1
co_coord_in[7] => co_coord_in[7].IN1
co_coord_in[8] => co_coord_in[8].IN1
co_coord_in[9] => co_coord_in[9].IN1
co_coord_in[10] => co_coord_in[10].IN1
co_coord_in[11] => co_coord_in[11].IN1
co_coord_in[12] => co_coord_in[12].IN1
co_coord_in[13] => co_coord_in[13].IN1
co_coord_in[14] => co_coord_in[14].IN1
co_enable => co_enable.IN2
co_dir[0] => co_dir[0].IN2
co_dir[1] => co_dir[1].IN2
ld_blk => ld_blk.IN2
blk_coord[0] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[1] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[2] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[3] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[4] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[5] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[6] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[7] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[8] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[9] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[10] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[11] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[12] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[13] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE
blk_coord[14] <= blk_coord.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r9|counter_x:q0
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
resetn => new_x.OUTPUTSELECT
clock => new_x[0]~reg0.CLK
clock => new_x[1]~reg0.CLK
clock => new_x[2]~reg0.CLK
clock => new_x[3]~reg0.CLK
clock => new_x[4]~reg0.CLK
clock => new_x[5]~reg0.CLK
clock => new_x[6]~reg0.CLK
clock => new_x[7]~reg0.CLK
random_x[0] => new_x.DATAB
random_x[1] => new_x.DATAB
random_x[2] => new_x.DATAB
random_x[3] => new_x.DATAB
random_x[4] => new_x.DATAB
random_x[5] => new_x.DATAB
random_x[6] => new_x.DATAB
random_x[7] => new_x.DATAB
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
en => new_x.OUTPUTSELECT
dir[0] => Equal1.IN0
dir[0] => Equal3.IN1
dir[0] => Equal4.IN1
dir[1] => Equal1.IN1
dir[1] => Equal3.IN0
dir[1] => Equal4.IN0
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
ld_blk => new_x.OUTPUTSELECT
new_x[0] <= new_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[1] <= new_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[2] <= new_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[3] <= new_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[4] <= new_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[5] <= new_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[6] <= new_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_x[7] <= new_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|counter_coord:r9|counter_y:q1
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
resetn => new_y.OUTPUTSELECT
clock => new_y[0]~reg0.CLK
clock => new_y[1]~reg0.CLK
clock => new_y[2]~reg0.CLK
clock => new_y[3]~reg0.CLK
clock => new_y[4]~reg0.CLK
clock => new_y[5]~reg0.CLK
clock => new_y[6]~reg0.CLK
random_y[0] => new_y.DATAB
random_y[1] => new_y.DATAB
random_y[2] => new_y.DATAB
random_y[3] => new_y.DATAB
random_y[4] => new_y.DATAB
random_y[5] => new_y.DATAB
random_y[6] => new_y.DATAB
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
en => new_y.OUTPUTSELECT
dir[0] => Equal1.IN1
dir[0] => Equal3.IN0
dir[0] => Equal4.IN1
dir[0] => Equal6.IN1
dir[1] => Equal1.IN0
dir[1] => Equal3.IN1
dir[1] => Equal4.IN0
dir[1] => Equal6.IN0
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
ld_blk => new_y.OUTPUTSELECT
new_y[0] <= new_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[1] <= new_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[2] <= new_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[3] <= new_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[4] <= new_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[5] <= new_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_y[6] <= new_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|player_move:s9
p_reset => p_reset.IN2
p_clock => p_clock.IN2
p_in[0] => p_in[0].IN1
p_in[1] => p_in[1].IN1
p_in[2] => p_in[2].IN1
p_in[3] => p_in[3].IN1
p_in[4] => p_in[4].IN1
p_in[5] => p_in[5].IN1
p_in[6] => p_in[6].IN1
p_in[7] => p_in[7].IN1
p_in[8] => p_in[8].IN1
p_in[9] => p_in[9].IN1
p_in[10] => p_in[10].IN1
p_in[11] => p_in[11].IN1
p_in[12] => p_in[12].IN1
p_in[13] => p_in[13].IN1
p_in[14] => p_in[14].IN1
p_enable => p_enable.IN2
ld_player => ld_player.IN2
left => left.IN1
right => right.IN1
up => up.IN1
down => down.IN1
p_coord[0] <= player_move_y:q3.port7
p_coord[1] <= player_move_y:q3.port7
p_coord[2] <= player_move_y:q3.port7
p_coord[3] <= player_move_y:q3.port7
p_coord[4] <= player_move_y:q3.port7
p_coord[5] <= player_move_y:q3.port7
p_coord[6] <= player_move_y:q3.port7
p_coord[7] <= player_move_x:q2.port7
p_coord[8] <= player_move_x:q2.port7
p_coord[9] <= player_move_x:q2.port7
p_coord[10] <= player_move_x:q2.port7
p_coord[11] <= player_move_x:q2.port7
p_coord[12] <= player_move_x:q2.port7
p_coord[13] <= player_move_x:q2.port7
p_coord[14] <= player_move_x:q2.port7


|project|datapath:d0|register_blk:d7|player_move:s9|player_move_x:q2
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_reset => player_x.OUTPUTSELECT
move_clock => player_x[0]~reg0.CLK
move_clock => player_x[1]~reg0.CLK
move_clock => player_x[2]~reg0.CLK
move_clock => player_x[3]~reg0.CLK
move_clock => player_x[4]~reg0.CLK
move_clock => player_x[5]~reg0.CLK
move_clock => player_x[6]~reg0.CLK
move_clock => player_x[7]~reg0.CLK
x_in[0] => player_x.DATAB
x_in[1] => player_x.DATAB
x_in[2] => player_x.DATAB
x_in[3] => player_x.DATAB
x_in[4] => player_x.DATAB
x_in[5] => player_x.DATAB
x_in[6] => player_x.DATAB
x_in[7] => player_x.DATAB
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
move_enable => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
ld_player => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
left => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
right => player_x.OUTPUTSELECT
player_x[0] <= player_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[1] <= player_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[2] <= player_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[3] <= player_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[4] <= player_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[5] <= player_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[6] <= player_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[7] <= player_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|register_blk:d7|player_move:s9|player_move_y:q3
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_reset => player_y.OUTPUTSELECT
move_clock => player_y[0]~reg0.CLK
move_clock => player_y[1]~reg0.CLK
move_clock => player_y[2]~reg0.CLK
move_clock => player_y[3]~reg0.CLK
move_clock => player_y[4]~reg0.CLK
move_clock => player_y[5]~reg0.CLK
move_clock => player_y[6]~reg0.CLK
y_in[0] => player_y.DATAB
y_in[1] => player_y.DATAB
y_in[2] => player_y.DATAB
y_in[3] => player_y.DATAB
y_in[4] => player_y.DATAB
y_in[5] => player_y.DATAB
y_in[6] => player_y.DATAB
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
move_enable => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
ld_player => player_y.OUTPUTSELECT
up => ~NO_FANOUT~
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
down => player_y.OUTPUTSELECT
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8
reset => reset.IN5
clock => clock.IN5
reset_counter => reset_counter.IN5
reset_draw => reset_draw.IN3
enable0 => enable.IN0
ld_map => ld_map.IN1
player_draw => enable.IN1
new_coord[0] => Add3.IN9
new_coord[1] => Add3.IN8
new_coord[2] => Add3.IN7
new_coord[3] => Add3.IN6
new_coord[4] => Add3.IN5
new_coord[5] => Add3.IN4
new_coord[6] => Add3.IN3
new_coord[7] => Add2.IN11
new_coord[8] => Add2.IN10
new_coord[9] => Add2.IN9
new_coord[10] => Add2.IN8
new_coord[11] => Add2.IN7
new_coord[12] => Add2.IN6
new_coord[13] => Add2.IN5
new_coord[14] => Add2.IN4
map_coord[0] => Add1.IN7
map_coord[1] => Add1.IN6
map_coord[2] => Add1.IN5
map_coord[3] => Add1.IN4
map_coord[4] => Add1.IN3
map_coord[5] => Add1.IN2
map_coord[6] => Add1.IN1
map_coord[7] => Add0.IN9
map_coord[8] => Add0.IN8
map_coord[9] => Add0.IN7
map_coord[10] => Add0.IN6
map_coord[11] => Add0.IN5
map_coord[12] => Add0.IN4
map_coord[13] => Add0.IN3
map_coord[14] => Add0.IN2
colour_map[0] => colour[0].DATAB
colour_map[0] => Equal0.IN2
colour_map[0] => Equal1.IN2
colour_map[1] => colour[1].DATAB
colour_map[1] => Equal0.IN1
colour_map[1] => Equal1.IN1
colour_map[2] => colour[2].DATAB
colour_map[2] => Equal0.IN0
colour_map[2] => Equal1.IN0
colour_in[0] => colour_in[0].IN2
colour_in[1] => colour_in[1].IN2
colour_in[2] => colour_in[2].IN2
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8|counter_map_x:t0
clock => map_erase[0]~reg0.CLK
clock => map_erase[1]~reg0.CLK
clock => map_erase[2]~reg0.CLK
clock => map_erase[3]~reg0.CLK
clock => map_erase[4]~reg0.CLK
clock => map_erase[5]~reg0.CLK
clock => map_erase[6]~reg0.CLK
clock => map_draw[0]~reg0.CLK
clock => map_draw[1]~reg0.CLK
clock => map_draw[2]~reg0.CLK
clock => map_draw[3]~reg0.CLK
clock => map_draw[4]~reg0.CLK
clock => map_draw[5]~reg0.CLK
clock => map_draw[6]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
en => map_erase.OUTPUTSELECT
rd_draw <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_erase <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
map_draw[0] <= map_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[1] <= map_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[2] <= map_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[3] <= map_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[4] <= map_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[5] <= map_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[6] <= map_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[0] <= map_erase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[1] <= map_erase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[2] <= map_erase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[3] <= map_erase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[4] <= map_erase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[5] <= map_erase[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[6] <= map_erase[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8|counter_map_y:t2
clock => map_erase[0]~reg0.CLK
clock => map_erase[1]~reg0.CLK
clock => map_erase[2]~reg0.CLK
clock => map_erase[3]~reg0.CLK
clock => map_erase[4]~reg0.CLK
clock => map_erase[5]~reg0.CLK
clock => map_erase[6]~reg0.CLK
clock => map_draw[0]~reg0.CLK
clock => map_draw[1]~reg0.CLK
clock => map_draw[2]~reg0.CLK
clock => map_draw[3]~reg0.CLK
clock => map_draw[4]~reg0.CLK
clock => map_draw[5]~reg0.CLK
clock => map_draw[6]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
colour_in => map_erase.OUTPUTSELECT
rd_draw => ~NO_FANOUT~
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
rd_erase => map_erase.OUTPUTSELECT
map_draw[0] <= map_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[1] <= map_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[2] <= map_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[3] <= map_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[4] <= map_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[5] <= map_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_draw[6] <= map_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[0] <= map_erase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[1] <= map_erase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[2] <= map_erase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[3] <= map_erase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[4] <= map_erase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[5] <= map_erase[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
map_erase[6] <= map_erase[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8|counter_draw_x:t3
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8|rate_divider_draw:t4
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|project|datapath:d0|draw:d8|counter_draw_y:t5
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
reset => always0.IN0
reset_count => always0.IN1
reset_draw => always0.IN1
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


