// Seed: 602204512
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  logic id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6
);
  assign id_3 = id_6;
  logic [7:0] id_8;
  ;
  logic id_9;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_3 = 0;
  assign id_8[1] = -1'b0;
  wire [-1 : -1] id_10;
  parameter id_11 = ({-1 - -1, 1, 1});
  assign id_9 = -1;
endmodule
