// Seed: 940673206
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  wire id_3;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wand id_2
);
  assign id_0 = id_2;
  id_4(
      .id_0(1'b0)
  );
  supply1 id_5 = 1;
  supply0 id_6 = id_2 - 1;
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri1 id_7
    , id_10,
    input uwire id_8
);
  wire id_11;
  integer id_12 = id_0, id_13;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
