{
  "creator": "Yosys 0.9+4081 (git sha1 1aab608c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)",
  "modules": {
    "andg": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "src": "andg.v:1.1-17.10"
      },
      "parameter_default_values": {
        "W": "00000000000000000000000000001000"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ]
        }
      },
      "cells": {
        "$and$andg.v:14$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "andg.v:14.14-14.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            "B": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            "Y": [ 18, 19, 20, 21, 22, 23, 24, 25 ]
          }
        }
      },
      "netnames": {
        "$and$andg.v:14$1_Y": {
          "hide_name": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "andg.v:14.14-14.19"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "andg.v:7.19-7.20"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "andg.v:8.19-8.20"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "andg.v:9.20-9.23"
          }
        },
        "tmp": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "andg.v:13.14-13.17",
            "verilator_me": "test3"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "top.v:1.1-69.10"
      },
      "parameter_default_values": {
        "L": "00000000000000000000000000000100",
        "W": "00000000000000000000000000001000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "valid_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ]
        },
        "out_bis": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "tddloop": {
          "direction": "output",
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ]
        },
        "valid_out": {
          "direction": "output",
          "bits": [ 28 ]
        }
      },
      "cells": {
        "$procdff$6": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "top.v:27.5-30.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "Q": [ 28, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
          }
        },
        "$procdff$7": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "top.v:27.5-30.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
            "Q": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
          }
        },
        "$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "top.v:27.5-30.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
            "Q": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
          }
        },
        "$procdff$9": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "top.v:27.5-30.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3, 12, 13, 14, 15, 16, 17, 18, 19, 4, 5, 6, 7, 8, 9, 10, 11 ],
            "Q": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ]
          }
        },
        "dut": {
          "hide_name": 0,
          "type": "andg",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:60.6-64.2"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "out": "output"
          },
          "connections": {
            "a": [ 46, 47, 48, 49, 50, 51, 52, 53 ],
            "b": [ 54, 55, 56, 57, 58, 59, 60, 61 ],
            "out": [ 20, 21, 22, 23, 24, 25, 26, 27 ]
          }
        }
      },
      "netnames": {
        "$0\\pipe_level[0].regin[16:0]": {
          "hide_name": 1,
          "bits": [ 3, 12, 13, 14, 15, 16, 17, 18, 19, 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "top.v:27.5-30.8"
          }
        },
        "$0\\pipe_level[1].regin[16:0]": {
          "hide_name": 1,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "top.v:27.5-30.8"
          }
        },
        "$0\\pipe_level[2].regin[16:0]": {
          "hide_name": 1,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "top.v:27.5-30.8"
          }
        },
        "$0\\pipe_level[3].regin[16:0]": {
          "hide_name": 1,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "top.v:27.5-30.8"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "top.v:10.19-10.20"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "top.v:11.19-11.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:8.11-8.14"
          }
        },
        "li_pipe[0].lj_pipe[0].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[0].lj_pipe[1].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[0].lj_pipe[2].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[0].lj_pipe[3].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[1].lj_pipe[0].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[1].lj_pipe[1].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[1].lj_pipe[2].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[1].lj_pipe[3].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[2].lj_pipe[0].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[2].lj_pipe[1].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[2].lj_pipe[2].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[2].lj_pipe[3].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[3].lj_pipe[0].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[3].lj_pipe[1].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[3].lj_pipe[2].tmp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "li_pipe[3].lj_pipe[3].tmp": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:47.14-47.17",
            "verilator_me": "testd"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "top.v:12.20-12.23"
          }
        },
        "out_bis": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:13.20-13.27"
          }
        },
        "pipe_level[0].in": {
          "hide_name": 0,
          "bits": [ 3, 12, 13, 14, 15, 16, 17, 18, 19, 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "top.v:22.22-22.24"
          }
        },
        "pipe_level[0].out": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "top.v:23.22-23.25"
          }
        },
        "pipe_level[0].regin": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "top.v:26.21-26.26",
            "verilator_me": "test2"
          }
        },
        "pipe_level[1].in": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "top.v:22.22-22.24"
          }
        },
        "pipe_level[1].out": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "top.v:23.22-23.25"
          }
        },
        "pipe_level[1].regin": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "top.v:26.21-26.26",
            "verilator_me": "test2"
          }
        },
        "pipe_level[2].in": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "top.v:22.22-22.24"
          }
        },
        "pipe_level[2].out": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "top.v:23.22-23.25"
          }
        },
        "pipe_level[2].regin": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "top.v:26.21-26.26",
            "verilator_me": "test2"
          }
        },
        "pipe_level[3].in": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "top.v:22.22-22.24"
          }
        },
        "pipe_level[3].out": {
          "hide_name": 0,
          "bits": [ 28, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "top.v:23.22-23.25"
          }
        },
        "pipe_level[3].regin": {
          "hide_name": 0,
          "bits": [ 28, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "top.v:26.21-26.26",
            "verilator_me": "test2"
          }
        },
        "tddloop": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "src": "top.v:14.19-14.26"
          }
        },
        "valid_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:9.11-9.19"
          }
        },
        "valid_out": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "top.v:16.12-16.21",
            "verilator_me": "test"
          }
        }
      }
    }
  }
}
