 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : FIFO_N
Version: U-2022.12-SP7
Date   : Tue Dec 10 02:35:11 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_reg_2_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  U794/Y (OR2X1TS)                         0.42       3.31 r
  U833/Y (INVX2TS)                         0.12       3.42 f
  U1170/Y (NAND3XLTS)                      0.16       3.58 r
  U1171/Y (XNOR2X1TS)                      0.25       3.83 r
  r_rdptr_reg_2_/D (DFFRXLTS)              0.00       3.83 r
  data arrival time                                   3.83

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00    1000.00 r
  library setup time                      -0.50     999.50
  data required time                                999.50
  -----------------------------------------------------------
  data required time                                999.50
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       995.67


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_reg_0_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  U794/Y (OR2X1TS)                         0.42       3.31 r
  U832/Y (INVX2TS)                         0.12       3.42 f
  U1168/Y (OA21XLTS)                       0.40       3.82 f
  r_rdptr_reg_0_/D (DFFRXLTS)              0.00       3.82 f
  data arrival time                                   3.82

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_rdptr_reg_0_/CK (DFFRXLTS)             0.00    1000.00 r
  library setup time                      -0.40     999.60
  data required time                                999.60
  -----------------------------------------------------------
  data required time                                999.60
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (MET)                                       995.78


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_reg_3_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  U794/Y (OR2X1TS)                         0.42       3.31 r
  U833/Y (INVX2TS)                         0.12       3.42 f
  U1165/Y (NAND2X1TS)                      0.08       3.51 r
  U1166/Y (OAI2BB2XLTS)                    0.23       3.73 r
  r_rdptr_reg_3_/D (DFFRXLTS)              0.00       3.73 r
  data arrival time                                   3.73

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_rdptr_reg_3_/CK (DFFRXLTS)             0.00    1000.00 r
  library setup time                      -0.48     999.52
  data required time                                999.52
  -----------------------------------------------------------
  data required time                                999.52
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                       995.79


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_reg_4_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  U794/Y (OR2X1TS)                         0.42       3.31 r
  U832/Y (INVX2TS)                         0.12       3.42 f
  U1153/Y (INVX2TS)                        0.08       3.50 r
  U1154/Y (OAI21XLTS)                      0.13       3.63 f
  U1155/Y (OAI31X1TS)                      0.10       3.74 r
  r_rdptr_reg_4_/D (DFFRXLTS)              0.00       3.74 r
  data arrival time                                   3.74

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_rdptr_reg_4_/CK (DFFRXLTS)             0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                       995.80


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_reg_1_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  U794/Y (OR2X1TS)                         0.42       3.31 r
  U833/Y (INVX2TS)                         0.12       3.42 f
  U1169/Y (AOI32X1TS)                      0.19       3.61 r
  r_rdptr_reg_1_/D (DFFRXLTS)              0.00       3.61 r
  data arrival time                                   3.61

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (MET)                                       995.93


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_0_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U861/Y (INVX2TS)                         0.19       2.34 f
  U1858/Y (OAI22X1TS)                      0.17       2.51 r
  U1860/Y (NOR4XLTS)                       0.16       2.67 f
  U1870/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_0_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_0_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_1_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U862/Y (INVX2TS)                         0.19       2.34 f
  U1873/Y (OAI22X1TS)                      0.17       2.51 r
  U1875/Y (NOR4XLTS)                       0.16       2.67 f
  U1881/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_1_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_1_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_2_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U863/Y (INVX2TS)                         0.19       2.34 f
  U1884/Y (OAI22X1TS)                      0.17       2.51 r
  U1886/Y (NOR4XLTS)                       0.16       2.67 f
  U1892/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_2_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_2_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_3_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U864/Y (INVX2TS)                         0.19       2.34 f
  U1895/Y (OAI22X1TS)                      0.17       2.51 r
  U1897/Y (NOR4XLTS)                       0.16       2.67 f
  U1903/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_3_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_3_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_4_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U861/Y (INVX2TS)                         0.19       2.34 f
  U1906/Y (OAI22X1TS)                      0.17       2.51 r
  U1908/Y (NOR4XLTS)                       0.16       2.67 f
  U1914/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_4_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_4_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_5_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U862/Y (INVX2TS)                         0.19       2.34 f
  U1917/Y (OAI22X1TS)                      0.17       2.51 r
  U1919/Y (NOR4XLTS)                       0.16       2.67 f
  U1925/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_5_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_5_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_6_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U863/Y (INVX2TS)                         0.19       2.34 f
  U1928/Y (OAI22X1TS)                      0.17       2.51 r
  U1930/Y (NOR4XLTS)                       0.16       2.67 f
  U1936/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_6_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_6_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_7_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U864/Y (INVX2TS)                         0.19       2.34 f
  U1939/Y (OAI22X1TS)                      0.17       2.51 r
  U1941/Y (NOR4XLTS)                       0.16       2.67 f
  U1947/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_7_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_7_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_8_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U861/Y (INVX2TS)                         0.19       2.34 f
  U1950/Y (OAI22X1TS)                      0.17       2.51 r
  U1952/Y (NOR4XLTS)                       0.16       2.67 f
  U1958/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_8_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_8_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_9_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U862/Y (INVX2TS)                         0.19       2.34 f
  U1961/Y (OAI22X1TS)                      0.17       2.51 r
  U1963/Y (NOR4XLTS)                       0.16       2.67 f
  U1969/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_9_/D (DFFRXLTS)        0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_9_/CK (DFFRXLTS)       0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_10_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U863/Y (INVX2TS)                         0.19       2.34 f
  U1972/Y (OAI22X1TS)                      0.17       2.51 r
  U1974/Y (NOR4XLTS)                       0.16       2.67 f
  U1980/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_10_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_10_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_11_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U864/Y (INVX2TS)                         0.19       2.34 f
  U1983/Y (OAI22X1TS)                      0.17       2.51 r
  U1985/Y (NOR4XLTS)                       0.16       2.67 f
  U1991/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_11_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_11_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_12_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U861/Y (INVX2TS)                         0.19       2.34 f
  U1994/Y (OAI22X1TS)                      0.17       2.51 r
  U1996/Y (NOR4XLTS)                       0.16       2.67 f
  U2002/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_12_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_12_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_13_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U862/Y (INVX2TS)                         0.19       2.34 f
  U2005/Y (OAI22X1TS)                      0.17       2.51 r
  U2007/Y (NOR4XLTS)                       0.16       2.67 f
  U2013/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_13_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_13_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_14_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U863/Y (INVX2TS)                         0.19       2.34 f
  U2016/Y (OAI22X1TS)                      0.17       2.51 r
  U2018/Y (NOR4XLTS)                       0.16       2.67 f
  U2024/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_14_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_14_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: u_ram_r_rdata_reg_15_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00       1.00 r
  U788/Y (INVX2TS)                         0.18       1.18 f
  U1855/Y (NOR2XLTS)                       0.37       1.55 r
  U796/Y (AND3X1TS)                        0.60       2.15 r
  U864/Y (INVX2TS)                         0.19       2.34 f
  U2027/Y (OAI22X1TS)                      0.17       2.51 r
  U2029/Y (NOR4XLTS)                       0.16       2.67 f
  U2035/Y (AOI32X1TS)                      0.22       2.88 r
  u_ram_r_rdata_reg_15_/D (DFFRXLTS)       0.00       2.88 r
  data arrival time                                   2.88

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  u_ram_r_rdata_reg_15_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                      -0.46     999.54
  data required time                                999.54
  -----------------------------------------------------------
  data required time                                999.54
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       996.66


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_empty (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00       0.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97       0.97 r
  U785/Y (OR2X1TS)                         0.29       1.25 r
  U804/Y (CLKINVX1TS)                      0.15       1.40 f
  U1139/Y (NOR2X1TS)                       0.25       1.66 r
  U1149/Y (OAI22X1TS)                      0.21       1.86 f
  U779/Y (AOI221XLTS)                      0.31       2.17 r
  U782/Y (OAI21XLTS)                       0.20       2.38 f
  U783/Y (AOI211XLTS)                      0.51       2.89 r
  o_empty (out)                            0.00       2.89 r
  data arrival time                                   2.89

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                       997.06


  Startpoint: r_wrptr_reg_3_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: o_full (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_3_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_3_/QN (DFFRXLTS)             1.03       1.03 r
  U780/Y (INVX2TS)                         0.19       1.23 f
  U1119/Y (AOI2BB2X1TS)                    0.40       1.62 f
  U1127/Y (AOI221XLTS)                     0.46       2.08 r
  U1128/Y (OAI211XLTS)                     0.27       2.35 f
  U1129/Y (AOI21X1TS)                      0.24       2.59 r
  o_full (out)                             0.00       2.59 r
  data arrival time                                   2.59

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (MET)                                       997.36


  Startpoint: r_wrptr_reg_3_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_wrptr_gray_d0_reg_2_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_3_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_3_/QN (DFFRXLTS)             1.03       1.03 r
  U841/Y (CLKINVX1TS)                      0.26       1.29 f
  U1120/Y (NAND2X1TS)                      0.17       1.46 r
  U1121/Y (OAI21XLTS)                      0.22       1.68 f
  U1137/Y (INVX2TS)                        0.12       1.80 r
  r_wrptr_gray_d0_reg_2_/D (DFFRXLTS)      0.00       1.80 r
  data arrival time                                   1.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_wrptr_gray_d0_reg_2_/CK (DFFRXLTS)     0.00    1000.00 r
  library setup time                      -0.43     999.57
  data required time                                999.57
  -----------------------------------------------------------
  data required time                                999.57
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                       997.77


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: r_wrptr_reg_2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  input external delay                     0.05   99000.05 r
  i_wren (in)                              0.02   99000.06 r
  U1133/Y (CLKBUFX2TS)                     0.20   99000.27 r
  U915/Y (INVX2TS)                         0.10   99000.37 f
  U916/Y (INVX2TS)                         0.10   99000.47 r
  U1134/Y (NAND2BXLTS)                     0.20   99000.66 f
  U1172/Y (NOR2XLTS)                       0.41   99001.07 r
  U1174/Y (INVX2TS)                        0.22   99001.29 f
  U1175/Y (NOR2XLTS)                       0.33   99001.62 r
  U1178/Y (OAI22X1TS)                      0.20   99001.82 f
  r_wrptr_reg_2_/D (DFFRXLTS)              0.00   99001.82 f
  data arrival time                               99001.82

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_wrptr_reg_2_/CK (DFFRXLTS)             0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -99001.82
  -----------------------------------------------------------
  slack (MET)                                       997.78


  Startpoint: r_wrptr_reg_0_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_wrptr_gray_d0_reg_0_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_0_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_0_/QN (DFFRXLTS)             1.07       1.07 r
  U790/Y (INVX2TS)                         0.21       1.28 f
  U1118/Y (OAI21XLTS)                      0.36       1.64 r
  r_wrptr_gray_d0_reg_0_/D (DFFRXLTS)      0.00       1.64 r
  data arrival time                                   1.64

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_wrptr_gray_d0_reg_0_/CK (DFFRXLTS)     0.00    1000.00 r
  library setup time                      -0.55     999.45
  data required time                                999.45
  -----------------------------------------------------------
  data required time                                999.45
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                       997.81


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: r_wrptr_reg_1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  input external delay                     0.05   99000.05 r
  i_wren (in)                              0.02   99000.06 r
  U1133/Y (CLKBUFX2TS)                     0.20   99000.27 r
  U915/Y (INVX2TS)                         0.10   99000.37 f
  U916/Y (INVX2TS)                         0.10   99000.47 r
  U1134/Y (NAND2BXLTS)                     0.20   99000.66 f
  U1172/Y (NOR2XLTS)                       0.41   99001.07 r
  U1174/Y (INVX2TS)                        0.22   99001.29 f
  U1175/Y (NOR2XLTS)                       0.33   99001.62 r
  U1176/Y (AOI21X1TS)                      0.17   99001.79 f
  r_wrptr_reg_1_/D (DFFRXLTS)              0.00   99001.79 f
  data arrival time                               99001.79

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_wrptr_reg_1_/CK (DFFRXLTS)             0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -99001.79
  -----------------------------------------------------------
  slack (MET)                                       997.81


  Startpoint: r_rdptr_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_gray_d0_reg_1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  r_rdptr_reg_1_/CK (DFFRXLTS)             0.00   99000.00 r
  r_rdptr_reg_1_/QN (DFFRXLTS)             0.97   99000.97 r
  U785/Y (OR2X1TS)                         0.28   99001.25 r
  U804/Y (CLKINVX1TS)                      0.16   99001.41 f
  U1139/Y (NOR2X1TS)                       0.25   99001.66 r
  U1140/Y (INVX2TS)                        0.12   99001.78 f
  r_rdptr_gray_d0_reg_1_/D (DFFRXLTS)      0.00   99001.78 f
  data arrival time                               99001.78

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_rdptr_gray_d0_reg_1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                      -0.39   99999.62
  data required time                              99999.62
  -----------------------------------------------------------
  data required time                              99999.62
  data arrival time                               -99001.78
  -----------------------------------------------------------
  slack (MET)                                       997.84


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U990/Y (INVX2TS)                            0.12   99001.52 f
  U1789/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_1__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U991/Y (INVX2TS)                            0.12   99001.52 f
  U1791/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_2__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U992/Y (INVX2TS)                            0.12   99001.52 f
  U1792/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_3__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U990/Y (INVX2TS)                            0.12   99001.52 f
  U1795/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_5__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U990/Y (INVX2TS)                            0.12   99001.52 f
  U1801/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_9__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U991/Y (INVX2TS)                             0.12   99001.52 f
  U1802/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_10__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U992/Y (INVX2TS)                             0.12   99001.52 f
  U1804/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_11__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U989/Y (INVX2TS)                             0.12   99001.52 f
  U1805/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_12__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U929/Y (INVX2TS)                           0.12   99001.52 f
  U1310/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U930/Y (INVX2TS)                           0.12   99001.52 f
  U1311/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U931/Y (INVX2TS)                           0.12   99001.52 f
  U1314/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U932/Y (INVX2TS)                           0.12   99001.52 f
  U1315/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U929/Y (INVX2TS)                           0.12   99001.52 f
  U1318/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U930/Y (INVX2TS)                           0.12   99001.52 f
  U1319/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U931/Y (INVX2TS)                           0.12   99001.52 f
  U1320/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U932/Y (INVX2TS)                           0.12   99001.52 f
  U1321/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U929/Y (INVX2TS)                           0.12   99001.52 f
  U1324/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1309/Y (OAI32X1TS)                        0.16   99001.24 f
  U928/Y (INVX2TS)                           0.16   99001.41 r
  U930/Y (INVX2TS)                           0.12   99001.52 f
  U1325/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U931/Y (INVX2TS)                            0.12   99001.52 f
  U1326/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U932/Y (INVX2TS)                            0.12   99001.52 f
  U1329/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U929/Y (INVX2TS)                            0.12   99001.52 f
  U1330/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U930/Y (INVX2TS)                            0.12   99001.52 f
  U1333/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U931/Y (INVX2TS)                            0.12   99001.52 f
  U1334/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1309/Y (OAI32X1TS)                         0.16   99001.24 f
  U928/Y (INVX2TS)                            0.16   99001.41 r
  U932/Y (INVX2TS)                            0.12   99001.52 f
  U1340/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__1_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__1_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U934/Y (INVX2TS)                           0.12   99001.52 f
  U1352/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U935/Y (INVX2TS)                           0.12   99001.52 f
  U1354/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U936/Y (INVX2TS)                           0.12   99001.52 f
  U1355/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U937/Y (INVX2TS)                           0.12   99001.52 f
  U1357/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U934/Y (INVX2TS)                           0.12   99001.52 f
  U1358/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U935/Y (INVX2TS)                           0.12   99001.52 f
  U1360/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U936/Y (INVX2TS)                           0.12   99001.52 f
  U1361/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U937/Y (INVX2TS)                           0.12   99001.52 f
  U1364/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U934/Y (INVX2TS)                           0.12   99001.52 f
  U1365/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1351/Y (OAI32X1TS)                        0.16   99001.24 f
  U933/Y (INVX2TS)                           0.16   99001.41 r
  U935/Y (INVX2TS)                           0.12   99001.52 f
  U1367/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U936/Y (INVX2TS)                            0.12   99001.52 f
  U1369/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U937/Y (INVX2TS)                            0.12   99001.52 f
  U1370/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U934/Y (INVX2TS)                            0.12   99001.52 f
  U1372/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U935/Y (INVX2TS)                            0.12   99001.52 f
  U1373/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U936/Y (INVX2TS)                            0.12   99001.52 f
  U1375/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1351/Y (OAI32X1TS)                         0.16   99001.24 f
  U933/Y (INVX2TS)                            0.16   99001.41 r
  U937/Y (INVX2TS)                            0.12   99001.52 f
  U1376/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__2_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U939/Y (INVX2TS)                           0.12   99001.52 f
  U1397/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U940/Y (INVX2TS)                           0.12   99001.52 f
  U1399/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U941/Y (INVX2TS)                           0.12   99001.52 f
  U1402/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U942/Y (INVX2TS)                           0.12   99001.52 f
  U1403/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U939/Y (INVX2TS)                           0.12   99001.52 f
  U1406/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U940/Y (INVX2TS)                           0.12   99001.52 f
  U1408/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U941/Y (INVX2TS)                           0.12   99001.52 f
  U1411/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U942/Y (INVX2TS)                           0.12   99001.52 f
  U1412/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U939/Y (INVX2TS)                           0.12   99001.52 f
  U1415/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1396/Y (OAI32X1TS)                        0.16   99001.24 f
  U938/Y (INVX2TS)                           0.16   99001.41 r
  U940/Y (INVX2TS)                           0.12   99001.52 f
  U1416/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U941/Y (INVX2TS)                            0.12   99001.52 f
  U1418/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U942/Y (INVX2TS)                            0.12   99001.52 f
  U1421/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U939/Y (INVX2TS)                            0.12   99001.52 f
  U1422/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U940/Y (INVX2TS)                            0.12   99001.52 f
  U1425/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U941/Y (INVX2TS)                            0.12   99001.52 f
  U1426/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1396/Y (OAI32X1TS)                         0.16   99001.24 f
  U938/Y (INVX2TS)                            0.16   99001.41 r
  U942/Y (INVX2TS)                            0.12   99001.52 f
  U1429/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__3_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U944/Y (INVX2TS)                           0.12   99001.52 f
  U1441/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U945/Y (INVX2TS)                           0.12   99001.52 f
  U1442/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U946/Y (INVX2TS)                           0.12   99001.52 f
  U1443/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U947/Y (INVX2TS)                           0.12   99001.52 f
  U1444/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U944/Y (INVX2TS)                           0.12   99001.52 f
  U1445/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U945/Y (INVX2TS)                           0.12   99001.52 f
  U1446/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U946/Y (INVX2TS)                           0.12   99001.52 f
  U1447/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U947/Y (INVX2TS)                           0.12   99001.52 f
  U1448/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U944/Y (INVX2TS)                           0.12   99001.52 f
  U1449/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1440/Y (OAI32X1TS)                        0.16   99001.24 f
  U943/Y (INVX2TS)                           0.16   99001.41 r
  U945/Y (INVX2TS)                           0.12   99001.52 f
  U1450/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U946/Y (INVX2TS)                            0.12   99001.52 f
  U1451/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U947/Y (INVX2TS)                            0.12   99001.52 f
  U1452/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U944/Y (INVX2TS)                            0.12   99001.52 f
  U1453/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U945/Y (INVX2TS)                            0.12   99001.52 f
  U1454/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U946/Y (INVX2TS)                            0.12   99001.52 f
  U1455/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1440/Y (OAI32X1TS)                         0.16   99001.24 f
  U943/Y (INVX2TS)                            0.16   99001.41 r
  U947/Y (INVX2TS)                            0.12   99001.52 f
  U1457/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__4_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U954/Y (INVX2TS)                           0.12   99001.52 f
  U1525/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U955/Y (INVX2TS)                           0.12   99001.52 f
  U1529/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U956/Y (INVX2TS)                           0.12   99001.52 f
  U1530/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U957/Y (INVX2TS)                           0.12   99001.52 f
  U1533/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U954/Y (INVX2TS)                           0.12   99001.52 f
  U1534/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U955/Y (INVX2TS)                           0.12   99001.52 f
  U1538/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U956/Y (INVX2TS)                           0.12   99001.52 f
  U1539/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U957/Y (INVX2TS)                           0.12   99001.52 f
  U1541/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U954/Y (INVX2TS)                           0.12   99001.52 f
  U1542/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U898/Y (INVX2TS)                           0.11   99001.08 r
  U1524/Y (OAI32X1TS)                        0.16   99001.24 f
  U953/Y (INVX2TS)                           0.16   99001.41 r
  U955/Y (INVX2TS)                           0.12   99001.52 f
  U1545/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U956/Y (INVX2TS)                            0.12   99001.52 f
  U1549/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U957/Y (INVX2TS)                            0.12   99001.52 f
  U1550/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U954/Y (INVX2TS)                            0.12   99001.52 f
  U1553/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U955/Y (INVX2TS)                            0.12   99001.52 f
  U1554/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U956/Y (INVX2TS)                            0.12   99001.52 f
  U1556/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__6_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1524/Y (OAI32X1TS)                         0.16   99001.24 f
  U953/Y (INVX2TS)                            0.16   99001.41 r
  U957/Y (INVX2TS)                            0.12   99001.52 f
  U1557/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__6_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__6_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U959/Y (INVX2TS)                           0.12   99001.52 f
  U1575/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U960/Y (INVX2TS)                           0.12   99001.52 f
  U1576/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U961/Y (INVX2TS)                           0.12   99001.52 f
  U1579/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U962/Y (INVX2TS)                           0.12   99001.52 f
  U1580/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U959/Y (INVX2TS)                           0.12   99001.52 f
  U1583/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U960/Y (INVX2TS)                           0.12   99001.52 f
  U1584/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U961/Y (INVX2TS)                           0.12   99001.52 f
  U1586/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U962/Y (INVX2TS)                           0.12   99001.52 f
  U1587/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U959/Y (INVX2TS)                           0.12   99001.52 f
  U1590/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1574/Y (OAI32X1TS)                        0.16   99001.24 f
  U958/Y (INVX2TS)                           0.16   99001.41 r
  U960/Y (INVX2TS)                           0.12   99001.52 f
  U1591/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U961/Y (INVX2TS)                            0.12   99001.52 f
  U1592/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U962/Y (INVX2TS)                            0.12   99001.52 f
  U1595/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U959/Y (INVX2TS)                            0.12   99001.52 f
  U1596/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U960/Y (INVX2TS)                            0.12   99001.52 f
  U1599/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U961/Y (INVX2TS)                            0.12   99001.52 f
  U1600/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__7_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1574/Y (OAI32X1TS)                         0.16   99001.24 f
  U958/Y (INVX2TS)                            0.16   99001.41 r
  U962/Y (INVX2TS)                            0.12   99001.52 f
  U1602/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__7_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__7_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U964/Y (INVX2TS)                           0.12   99001.52 f
  U1614/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U965/Y (INVX2TS)                           0.12   99001.52 f
  U1616/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U966/Y (INVX2TS)                           0.12   99001.52 f
  U1617/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U967/Y (INVX2TS)                           0.12   99001.52 f
  U1618/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U964/Y (INVX2TS)                           0.12   99001.52 f
  U1619/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U965/Y (INVX2TS)                           0.12   99001.52 f
  U1621/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U966/Y (INVX2TS)                           0.12   99001.52 f
  U1622/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U967/Y (INVX2TS)                           0.12   99001.52 f
  U1625/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U964/Y (INVX2TS)                           0.12   99001.52 f
  U1626/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U899/Y (INVX2TS)                           0.11   99001.08 r
  U1613/Y (OAI32X1TS)                        0.16   99001.24 f
  U963/Y (INVX2TS)                           0.16   99001.41 r
  U965/Y (INVX2TS)                           0.12   99001.52 f
  U1627/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U966/Y (INVX2TS)                            0.12   99001.52 f
  U1629/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U967/Y (INVX2TS)                            0.12   99001.52 f
  U1630/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U964/Y (INVX2TS)                            0.12   99001.52 f
  U1631/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U965/Y (INVX2TS)                            0.12   99001.52 f
  U1632/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U966/Y (INVX2TS)                            0.12   99001.52 f
  U1633/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__8_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1613/Y (OAI32X1TS)                         0.16   99001.24 f
  U963/Y (INVX2TS)                            0.16   99001.41 r
  U967/Y (INVX2TS)                            0.12   99001.52 f
  U1634/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__8_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__8_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U969/Y (INVX2TS)                           0.12   99001.52 f
  U1652/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_0__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U970/Y (INVX2TS)                           0.12   99001.52 f
  U1653/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_1__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U971/Y (INVX2TS)                           0.12   99001.52 f
  U1656/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_2__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U972/Y (INVX2TS)                           0.12   99001.52 f
  U1658/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_3__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U969/Y (INVX2TS)                           0.12   99001.52 f
  U1661/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_4__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U970/Y (INVX2TS)                           0.12   99001.52 f
  U1662/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_5__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U971/Y (INVX2TS)                           0.12   99001.52 f
  U1664/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_6__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U972/Y (INVX2TS)                           0.12   99001.52 f
  U1665/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_7__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U969/Y (INVX2TS)                           0.12   99001.52 f
  U1668/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_8__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U897/Y (INVX2TS)                           0.09   99000.97 f
  U900/Y (INVX2TS)                           0.11   99001.08 r
  U1651/Y (OAI32X1TS)                        0.16   99001.24 f
  U968/Y (INVX2TS)                           0.16   99001.41 r
  U970/Y (INVX2TS)                           0.12   99001.52 f
  U1670/Y (AOI22X1TS)                        0.15   99001.67 r
  u_ram_dual_ram_reg_9__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                 99001.67

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.67
  -------------------------------------------------------------
  slack (MET)                                         997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U971/Y (INVX2TS)                            0.12   99001.52 f
  U1671/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_10__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U972/Y (INVX2TS)                            0.12   99001.52 f
  U1674/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_11__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U969/Y (INVX2TS)                            0.12   99001.52 f
  U1676/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_12__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U970/Y (INVX2TS)                            0.12   99001.52 f
  U1679/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_13__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U971/Y (INVX2TS)                            0.12   99001.52 f
  U1680/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_14__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__9_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1651/Y (OAI32X1TS)                         0.16   99001.24 f
  U968/Y (INVX2TS)                            0.16   99001.41 r
  U972/Y (INVX2TS)                            0.12   99001.52 f
  U1682/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_15__9_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__9_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U979/Y (INVX2TS)                            0.12   99001.52 f
  U1726/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_0__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U980/Y (INVX2TS)                            0.12   99001.52 f
  U1727/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_1__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U981/Y (INVX2TS)                            0.12   99001.52 f
  U1729/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_2__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U982/Y (INVX2TS)                            0.12   99001.52 f
  U1730/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_3__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U979/Y (INVX2TS)                            0.12   99001.52 f
  U1732/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_4__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U980/Y (INVX2TS)                            0.12   99001.52 f
  U1733/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_5__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U981/Y (INVX2TS)                            0.12   99001.52 f
  U1735/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_6__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U982/Y (INVX2TS)                            0.12   99001.52 f
  U1736/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_7__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U979/Y (INVX2TS)                            0.12   99001.52 f
  U1738/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_8__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1725/Y (OAI32X1TS)                         0.16   99001.24 f
  U978/Y (INVX2TS)                            0.16   99001.41 r
  U980/Y (INVX2TS)                            0.12   99001.52 f
  U1739/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_9__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U981/Y (INVX2TS)                             0.12   99001.52 f
  U1740/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_10__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U982/Y (INVX2TS)                             0.12   99001.52 f
  U1742/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_11__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U979/Y (INVX2TS)                             0.12   99001.52 f
  U1743/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_12__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U980/Y (INVX2TS)                             0.12   99001.52 f
  U1745/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_13__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U981/Y (INVX2TS)                             0.12   99001.52 f
  U1746/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_14__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__11_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1725/Y (OAI32X1TS)                          0.16   99001.24 f
  U978/Y (INVX2TS)                             0.16   99001.41 r
  U982/Y (INVX2TS)                             0.12   99001.52 f
  U1748/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_15__11_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__11_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U984/Y (INVX2TS)                            0.12   99001.52 f
  U1760/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_0__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U985/Y (INVX2TS)                            0.12   99001.52 f
  U1761/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_1__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U986/Y (INVX2TS)                            0.12   99001.52 f
  U1762/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_2__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U987/Y (INVX2TS)                            0.12   99001.52 f
  U1763/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_3__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U984/Y (INVX2TS)                            0.12   99001.52 f
  U1764/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_4__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U985/Y (INVX2TS)                            0.12   99001.52 f
  U1765/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_5__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U986/Y (INVX2TS)                            0.12   99001.52 f
  U1766/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_6__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U987/Y (INVX2TS)                            0.12   99001.52 f
  U1767/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_7__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U984/Y (INVX2TS)                            0.12   99001.52 f
  U1768/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_8__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U898/Y (INVX2TS)                            0.11   99001.08 r
  U1759/Y (OAI32X1TS)                         0.16   99001.24 f
  U983/Y (INVX2TS)                            0.16   99001.41 r
  U985/Y (INVX2TS)                            0.12   99001.52 f
  U1769/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_9__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U986/Y (INVX2TS)                             0.12   99001.52 f
  U1770/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_10__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U987/Y (INVX2TS)                             0.12   99001.52 f
  U1771/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_11__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U984/Y (INVX2TS)                             0.12   99001.52 f
  U1772/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_12__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U985/Y (INVX2TS)                             0.12   99001.52 f
  U1773/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_13__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U986/Y (INVX2TS)                             0.12   99001.52 f
  U1774/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_14__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__12_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U898/Y (INVX2TS)                             0.11   99001.08 r
  U1759/Y (OAI32X1TS)                          0.16   99001.24 f
  U983/Y (INVX2TS)                             0.16   99001.41 r
  U987/Y (INVX2TS)                             0.12   99001.52 f
  U1775/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_15__12_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__12_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U989/Y (INVX2TS)                            0.12   99001.52 f
  U1788/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_0__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U989/Y (INVX2TS)                            0.12   99001.52 f
  U1794/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_4__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U991/Y (INVX2TS)                            0.12   99001.52 f
  U1797/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_6__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U992/Y (INVX2TS)                            0.12   99001.52 f
  U1798/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_7__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U899/Y (INVX2TS)                            0.11   99001.08 r
  U1787/Y (OAI32X1TS)                         0.16   99001.24 f
  U988/Y (INVX2TS)                            0.16   99001.41 r
  U989/Y (INVX2TS)                            0.12   99001.52 f
  U1800/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_8__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U990/Y (INVX2TS)                             0.12   99001.52 f
  U1807/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_13__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U991/Y (INVX2TS)                             0.12   99001.52 f
  U1808/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_14__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__13_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U899/Y (INVX2TS)                             0.11   99001.08 r
  U1787/Y (OAI32X1TS)                          0.16   99001.24 f
  U988/Y (INVX2TS)                             0.16   99001.41 r
  U992/Y (INVX2TS)                             0.12   99001.52 f
  U1810/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_15__13_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__13_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U994/Y (INVX2TS)                            0.12   99001.52 f
  U1822/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_0__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U995/Y (INVX2TS)                            0.12   99001.52 f
  U1823/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_1__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U996/Y (INVX2TS)                            0.12   99001.52 f
  U1824/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_2__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U997/Y (INVX2TS)                            0.12   99001.52 f
  U1825/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_3__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U994/Y (INVX2TS)                            0.12   99001.52 f
  U1826/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_4__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U995/Y (INVX2TS)                            0.12   99001.52 f
  U1827/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_5__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U996/Y (INVX2TS)                            0.12   99001.52 f
  U1828/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_6__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U997/Y (INVX2TS)                            0.12   99001.52 f
  U1829/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_7__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U994/Y (INVX2TS)                            0.12   99001.52 f
  U1830/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_8__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U897/Y (INVX2TS)                            0.09   99000.97 f
  U900/Y (INVX2TS)                            0.11   99001.08 r
  U1821/Y (OAI32X1TS)                         0.16   99001.24 f
  U993/Y (INVX2TS)                            0.16   99001.41 r
  U995/Y (INVX2TS)                            0.12   99001.52 f
  U1831/Y (AOI22X1TS)                         0.15   99001.67 r
  u_ram_dual_ram_reg_9__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                  99001.67

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.67
  --------------------------------------------------------------
  slack (MET)                                          997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U996/Y (INVX2TS)                             0.12   99001.52 f
  U1832/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_10__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U997/Y (INVX2TS)                             0.12   99001.52 f
  U1833/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_11__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U994/Y (INVX2TS)                             0.12   99001.52 f
  U1834/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_12__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U995/Y (INVX2TS)                             0.12   99001.52 f
  U1835/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_13__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U996/Y (INVX2TS)                             0.12   99001.52 f
  U1836/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_14__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__14_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1243/Y (INVX2TS)                            0.11   99000.88 r
  U897/Y (INVX2TS)                             0.09   99000.97 f
  U900/Y (INVX2TS)                             0.11   99001.08 r
  U1821/Y (OAI32X1TS)                          0.16   99001.24 f
  U993/Y (INVX2TS)                             0.16   99001.41 r
  U997/Y (INVX2TS)                             0.12   99001.52 f
  U1837/Y (AOI22X1TS)                          0.15   99001.67 r
  u_ram_dual_ram_reg_15__14_/D (DFFRXLTS)      0.00   99001.67 r
  data arrival time                                   99001.67

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__14_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.46   99999.54
  data required time                                  99999.54
  ---------------------------------------------------------------
  data required time                                  99999.54
  data arrival time                                   -99001.67
  ---------------------------------------------------------------
  slack (MET)                                           997.87


  Startpoint: r_wrptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_wrptr_gray_d0_reg_1_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_2_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_2_/QN (DFFRXLTS)             0.95       0.95 r
  U826/Y (CLKINVX1TS)                      0.22       1.17 f
  U778/Y (INVX2TS)                         0.13       1.30 r
  U1115/Y (NOR2XLTS)                       0.13       1.42 f
  U1116/Y (AOI21X1TS)                      0.22       1.64 r
  r_wrptr_gray_d0_reg_1_/D (DFFRXLTS)      0.00       1.64 r
  data arrival time                                   1.64

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_wrptr_gray_d0_reg_1_/CK (DFFRXLTS)     0.00    1000.00 r
  library setup time                      -0.48     999.52
  data required time                                999.52
  -----------------------------------------------------------
  data required time                                999.52
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                       997.88


  Startpoint: r_wrptr_reg_3_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_wrptr_gray_d0_reg_3_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_3_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_3_/QN (DFFRXLTS)             1.03       1.03 r
  U780/Y (INVX2TS)                         0.19       1.23 f
  U1119/Y (AOI2BB2X1TS)                    0.40       1.62 f
  r_wrptr_gray_d0_reg_3_/D (DFFRXLTS)      0.00       1.62 f
  data arrival time                                   1.62

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_wrptr_gray_d0_reg_3_/CK (DFFRXLTS)     0.00    1000.00 r
  library setup time                      -0.41     999.59
  data required time                                999.59
  -----------------------------------------------------------
  data required time                                999.59
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                       997.97


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U924/Y (INVX2TS)                           0.12   99001.31 f
  U1257/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_0__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U925/Y (INVX2TS)                           0.12   99001.31 f
  U1261/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_1__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U926/Y (INVX2TS)                           0.12   99001.31 f
  U1262/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_2__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U927/Y (INVX2TS)                           0.12   99001.31 f
  U1265/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_3__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U924/Y (INVX2TS)                           0.12   99001.31 f
  U1266/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_4__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U925/Y (INVX2TS)                           0.12   99001.31 f
  U1270/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_5__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U926/Y (INVX2TS)                           0.12   99001.31 f
  U1271/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_6__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U927/Y (INVX2TS)                           0.12   99001.31 f
  U1275/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_7__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U924/Y (INVX2TS)                           0.12   99001.31 f
  U1276/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_8__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1256/Y (OAI32X1TS)                        0.16   99001.04 f
  U923/Y (INVX2TS)                           0.16   99001.20 r
  U925/Y (INVX2TS)                           0.12   99001.31 f
  U1279/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_9__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U926/Y (INVX2TS)                            0.12   99001.31 f
  U1283/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_10__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U927/Y (INVX2TS)                            0.12   99001.31 f
  U1284/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_11__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U924/Y (INVX2TS)                            0.12   99001.31 f
  U1287/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_12__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U925/Y (INVX2TS)                            0.12   99001.31 f
  U1288/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_13__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U926/Y (INVX2TS)                            0.12   99001.31 f
  U1291/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_14__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1256/Y (OAI32X1TS)                         0.16   99001.04 f
  U923/Y (INVX2TS)                            0.16   99001.20 r
  U927/Y (INVX2TS)                            0.12   99001.31 f
  U1292/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_15__0_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U949/Y (INVX2TS)                           0.12   99001.31 f
  U1475/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_0__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_0__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U950/Y (INVX2TS)                           0.12   99001.31 f
  U1476/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_1__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_1__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U951/Y (INVX2TS)                           0.12   99001.31 f
  U1479/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_2__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_2__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U952/Y (INVX2TS)                           0.12   99001.31 f
  U1482/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_3__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_3__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U949/Y (INVX2TS)                           0.12   99001.31 f
  U1485/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_4__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_4__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U950/Y (INVX2TS)                           0.12   99001.31 f
  U1486/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_5__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_5__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U951/Y (INVX2TS)                           0.12   99001.31 f
  U1489/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_6__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_6__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U952/Y (INVX2TS)                           0.12   99001.31 f
  U1491/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_7__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_7__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U949/Y (INVX2TS)                           0.12   99001.31 f
  U1494/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_8__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_8__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock i_rdclk (rise edge)              99000.00   99000.00
  clock network delay (ideal)                0.00   99000.00
  input external delay                       0.05   99000.05 f
  i_wren (in)                                0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                       0.24   99000.30 f
  U915/Y (INVX2TS)                           0.13   99000.44 r
  U917/Y (INVX2TS)                           0.09   99000.53 f
  U815/Y (INVX2TS)                           0.12   99000.66 r
  U816/Y (INVX2TS)                           0.11   99000.77 f
  U1243/Y (INVX2TS)                          0.11   99000.88 r
  U1474/Y (OAI32X1TS)                        0.16   99001.04 f
  U948/Y (INVX2TS)                           0.16   99001.20 r
  U950/Y (INVX2TS)                           0.12   99001.31 f
  U1497/Y (AOI22X1TS)                        0.15   99001.46 r
  u_ram_dual_ram_reg_9__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                 99001.46

  clock i_wrclk (rise edge)              100000.00  100000.00
  clock network delay (ideal)                0.00   100000.00
  u_ram_dual_ram_reg_9__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                        -0.46   99999.54
  data required time                                99999.54
  -------------------------------------------------------------
  data required time                                99999.54
  data arrival time                                 -99001.46
  -------------------------------------------------------------
  slack (MET)                                         998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U951/Y (INVX2TS)                            0.12   99001.31 f
  U1498/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_10__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_10__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U952/Y (INVX2TS)                            0.12   99001.31 f
  U1501/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_11__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_11__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U949/Y (INVX2TS)                            0.12   99001.31 f
  U1504/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_12__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_12__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U950/Y (INVX2TS)                            0.12   99001.31 f
  U1507/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_13__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_13__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U951/Y (INVX2TS)                            0.12   99001.31 f
  U1510/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_14__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_14__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__5_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1243/Y (INVX2TS)                           0.11   99000.88 r
  U1474/Y (OAI32X1TS)                         0.16   99001.04 f
  U948/Y (INVX2TS)                            0.16   99001.20 r
  U952/Y (INVX2TS)                            0.12   99001.31 f
  U1513/Y (AOI22X1TS)                         0.15   99001.46 r
  u_ram_dual_ram_reg_15__5_/D (DFFRXLTS)      0.00   99001.46 r
  data arrival time                                  99001.46

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_15__5_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.46   99999.54
  data required time                                 99999.54
  --------------------------------------------------------------
  data required time                                 99999.54
  data arrival time                                  -99001.46
  --------------------------------------------------------------
  slack (MET)                                          998.08


  Startpoint: r_rdptr_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_gray_d0_reg_2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  r_rdptr_reg_2_/CK (DFFRXLTS)             0.00   99000.00 r
  r_rdptr_reg_2_/QN (DFFRXLTS)             1.00   99001.00 r
  U788/Y (INVX2TS)                         0.18   99001.18 f
  U1142/Y (AOI22X1TS)                      0.20   99001.38 r
  r_rdptr_gray_d0_reg_2_/D (DFFRXLTS)      0.00   99001.38 r
  data arrival time                               99001.38

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_rdptr_gray_d0_reg_2_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                      -0.50   99999.50
  data required time                              99999.50
  -----------------------------------------------------------
  data required time                              99999.50
  data arrival time                               -99001.38
  -----------------------------------------------------------
  slack (MET)                                       998.12


  Startpoint: r_rdptr_reg_0_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_gray_d0_reg_0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  r_rdptr_reg_0_/CK (DFFRXLTS)             0.00   99000.00 r
  r_rdptr_reg_0_/Q (DFFRXLTS)              0.81   99000.81 f
  U791/Y (INVX2TS)                         0.15   99000.96 r
  U842/Y (CLKINVX1TS)                      0.16   99001.12 f
  U1143/Y (AOI22X1TS)                      0.26   99001.38 r
  r_rdptr_gray_d0_reg_0_/D (DFFRXLTS)      0.00   99001.38 r
  data arrival time                               99001.38

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_rdptr_gray_d0_reg_0_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                      -0.50   99999.50
  data required time                              99999.50
  -----------------------------------------------------------
  data required time                              99999.50
  data arrival time                               -99001.38
  -----------------------------------------------------------
  slack (MET)                                       998.12


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U974/Y (INVX2TS)                            0.12   99001.34 r
  U1698/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_0__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U975/Y (INVX2TS)                            0.12   99001.34 r
  U1699/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_1__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U976/Y (INVX2TS)                            0.12   99001.34 r
  U1700/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_2__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U977/Y (INVX2TS)                            0.12   99001.34 r
  U1701/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_3__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U974/Y (INVX2TS)                            0.12   99001.34 r
  U1702/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_4__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U975/Y (INVX2TS)                            0.12   99001.34 r
  U1703/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_5__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U976/Y (INVX2TS)                            0.12   99001.34 r
  U1704/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_6__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U977/Y (INVX2TS)                            0.12   99001.34 r
  U1705/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_7__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U974/Y (INVX2TS)                            0.12   99001.34 r
  U1706/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_8__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1697/Y (OAI32X1TS)                         0.27   99001.03 r
  U973/Y (INVX2TS)                            0.20   99001.23 f
  U975/Y (INVX2TS)                            0.12   99001.34 r
  U1707/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_9__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U976/Y (INVX2TS)                             0.12   99001.34 r
  U1708/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_10__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U977/Y (INVX2TS)                             0.12   99001.34 r
  U1709/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_11__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U974/Y (INVX2TS)                             0.12   99001.34 r
  U1710/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_12__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U975/Y (INVX2TS)                             0.12   99001.34 r
  U1711/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_13__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U976/Y (INVX2TS)                             0.12   99001.34 r
  U1712/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_14__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__10_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1697/Y (OAI32X1TS)                          0.27   99001.03 r
  U973/Y (INVX2TS)                             0.20   99001.23 f
  U977/Y (INVX2TS)                             0.12   99001.34 r
  U1713/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_15__10_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__10_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_0__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U919/Y (INVX2TS)                            0.12   99001.34 r
  U1245/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_0__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_0__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_1__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U920/Y (INVX2TS)                            0.12   99001.34 r
  U1838/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_1__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_1__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_2__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U921/Y (INVX2TS)                            0.12   99001.34 r
  U1839/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_2__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_2__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_3__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U922/Y (INVX2TS)                            0.12   99001.34 r
  U1840/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_3__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_3__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_4__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U919/Y (INVX2TS)                            0.12   99001.34 r
  U1841/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_4__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_4__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_5__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U920/Y (INVX2TS)                            0.12   99001.34 r
  U1842/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_5__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_5__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_6__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U921/Y (INVX2TS)                            0.12   99001.34 r
  U1843/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_6__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_6__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_7__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U922/Y (INVX2TS)                            0.12   99001.34 r
  U1844/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_7__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_7__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_8__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U919/Y (INVX2TS)                            0.12   99001.34 r
  U1845/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_8__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_8__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_9__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock i_rdclk (rise edge)               99000.00   99000.00
  clock network delay (ideal)                 0.00   99000.00
  input external delay                        0.05   99000.05 f
  i_wren (in)                                 0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                        0.24   99000.30 f
  U915/Y (INVX2TS)                            0.13   99000.44 r
  U917/Y (INVX2TS)                            0.09   99000.53 f
  U815/Y (INVX2TS)                            0.12   99000.66 r
  U816/Y (INVX2TS)                            0.11   99000.77 f
  U1244/Y (OAI32X1TS)                         0.27   99001.03 r
  U918/Y (INVX2TS)                            0.20   99001.23 f
  U920/Y (INVX2TS)                            0.12   99001.34 r
  U1846/Y (AOI22X1TS)                         0.11   99001.45 f
  u_ram_dual_ram_reg_9__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                  99001.45

  clock i_wrclk (rise edge)               100000.00  100000.00
  clock network delay (ideal)                 0.00   100000.00
  u_ram_dual_ram_reg_9__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                         -0.40   99999.60
  data required time                                 99999.60
  --------------------------------------------------------------
  data required time                                 99999.60
  data arrival time                                  -99001.45
  --------------------------------------------------------------
  slack (MET)                                          998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_10__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U921/Y (INVX2TS)                             0.12   99001.34 r
  U1847/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_10__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_10__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_11__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U922/Y (INVX2TS)                             0.12   99001.34 r
  U1848/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_11__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_11__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_12__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U919/Y (INVX2TS)                             0.12   99001.34 r
  U1849/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_12__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_12__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_13__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U920/Y (INVX2TS)                             0.12   99001.34 r
  U1850/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_13__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_13__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_14__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U921/Y (INVX2TS)                             0.12   99001.34 r
  U1851/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_14__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_14__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: u_ram_dual_ram_reg_15__15_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock i_rdclk (rise edge)                99000.00   99000.00
  clock network delay (ideal)                  0.00   99000.00
  input external delay                         0.05   99000.05 f
  i_wren (in)                                  0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                         0.24   99000.30 f
  U915/Y (INVX2TS)                             0.13   99000.44 r
  U917/Y (INVX2TS)                             0.09   99000.53 f
  U815/Y (INVX2TS)                             0.12   99000.66 r
  U816/Y (INVX2TS)                             0.11   99000.77 f
  U1244/Y (OAI32X1TS)                          0.27   99001.03 r
  U918/Y (INVX2TS)                             0.20   99001.23 f
  U922/Y (INVX2TS)                             0.12   99001.34 r
  U1852/Y (AOI22X1TS)                          0.11   99001.45 f
  u_ram_dual_ram_reg_15__15_/D (DFFRXLTS)      0.00   99001.45 f
  data arrival time                                   99001.45

  clock i_wrclk (rise edge)                100000.00  100000.00
  clock network delay (ideal)                  0.00   100000.00
  u_ram_dual_ram_reg_15__15_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                          -0.40   99999.60
  data required time                                  99999.60
  ---------------------------------------------------------------
  data required time                                  99999.60
  data arrival time                                   -99001.45
  ---------------------------------------------------------------
  slack (MET)                                           998.15


  Startpoint: r_rdptr_reg_3_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_gray_d0_reg_3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  r_rdptr_reg_3_/CK (DFFRXLTS)             0.00   99000.00 r
  r_rdptr_reg_3_/Q (DFFRXLTS)              0.80   99000.80 f
  U835/Y (CLKINVX1TS)                      0.19   99000.99 r
  U781/Y (INVX2TS)                         0.11   99001.10 f
  U1141/Y (AOI22X1TS)                      0.20   99001.30 r
  r_rdptr_gray_d0_reg_3_/D (DFFRXLTS)      0.00   99001.30 r
  data arrival time                               99001.30

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_rdptr_gray_d0_reg_3_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                      -0.50   99999.50
  data required time                              99999.50
  -----------------------------------------------------------
  data required time                              99999.50
  data arrival time                               -99001.30
  -----------------------------------------------------------
  slack (MET)                                       998.20


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: r_wrptr_reg_4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  input external delay                     0.05   99000.05 r
  i_wren (in)                              0.02   99000.06 r
  U1133/Y (CLKBUFX2TS)                     0.20   99000.27 r
  U915/Y (INVX2TS)                         0.10   99000.37 f
  U916/Y (INVX2TS)                         0.10   99000.47 r
  U1134/Y (NAND2BXLTS)                     0.20   99000.66 f
  U830/Y (INVX2TS)                         0.13   99000.80 r
  U831/Y (INVX2TS)                         0.07   99000.87 f
  U1135/Y (OAI21XLTS)                      0.27   99001.14 r
  U1136/Y (OAI31X1TS)                      0.18   99001.32 f
  r_wrptr_reg_4_/D (DFFRXLTS)              0.00   99001.32 f
  data arrival time                               99001.32

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_wrptr_reg_4_/CK (DFFRXLTS)             0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -99001.32
  -----------------------------------------------------------
  slack (MET)                                       998.28


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: r_wrptr_reg_3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  input external delay                     0.05   99000.05 f
  i_wren (in)                              0.02   99000.06 f
  U1133/Y (CLKBUFX2TS)                     0.24   99000.30 f
  U915/Y (INVX2TS)                         0.13   99000.44 r
  U916/Y (INVX2TS)                         0.09   99000.52 f
  U1134/Y (NAND2BXLTS)                     0.22   99000.74 r
  U830/Y (INVX2TS)                         0.14   99000.88 f
  U831/Y (INVX2TS)                         0.09   99000.98 r
  U1158/Y (OAI21XLTS)                      0.12   99001.10 f
  U1159/Y (OAI21XLTS)                      0.11   99001.21 r
  r_wrptr_reg_3_/D (DFFRXLTS)              0.00   99001.21 r
  data arrival time                               99001.21

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_wrptr_reg_3_/CK (DFFRXLTS)             0.00   100000.00 r
  library setup time                      -0.48   99999.52
  data required time                              99999.52
  -----------------------------------------------------------
  data required time                              99999.52
  data arrival time                               -99001.21
  -----------------------------------------------------------
  slack (MET)                                       998.30


  Startpoint: i_wren (input port clocked by i_rdclk)
  Endpoint: r_wrptr_reg_0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  input external delay                     0.05   99000.05 r
  i_wren (in)                              0.02   99000.06 r
  U1133/Y (CLKBUFX2TS)                     0.20   99000.27 r
  U915/Y (INVX2TS)                         0.10   99000.37 f
  U916/Y (INVX2TS)                         0.10   99000.47 r
  U1134/Y (NAND2BXLTS)                     0.20   99000.66 f
  U1172/Y (NOR2XLTS)                       0.41   99001.07 r
  U1173/Y (AOI21X1TS)                      0.20   99001.27 f
  r_wrptr_reg_0_/D (DFFRXLTS)              0.00   99001.27 f
  data arrival time                               99001.27

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_wrptr_reg_0_/CK (DFFRXLTS)             0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -99001.27
  -----------------------------------------------------------
  slack (MET)                                       998.34


  Startpoint: r_rdptr_reg_4_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_rdptr_gray_d0_reg_4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)            99000.00   99000.00
  clock network delay (ideal)              0.00   99000.00
  r_rdptr_reg_4_/CK (DFFRXLTS)             0.00   99000.00 r
  r_rdptr_reg_4_/Q (DFFRXLTS)              0.81   99000.81 r
  r_rdptr_gray_d0_reg_4_/D (DFFRXLTS)      0.00   99000.81 r
  data arrival time                               99000.81

  clock i_wrclk (rise edge)            100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  r_rdptr_gray_d0_reg_4_/CK (DFFRXLTS)     0.00   100000.00 r
  library setup time                      -0.54   99999.46
  data required time                              99999.46
  -----------------------------------------------------------
  data required time                              99999.46
  data arrival time                               -99000.81
  -----------------------------------------------------------
  slack (MET)                                       998.65


  Startpoint: r_wrptr_reg_4_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_wrptr_gray_d0_reg_4_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_wrclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  r_wrptr_reg_4_/CK (DFFRXLTS)             0.00       0.00 r
  r_wrptr_reg_4_/Q (DFFRXLTS)              0.74       0.74 r
  r_wrptr_gray_d0_reg_4_/D (DFFRXLTS)      0.00       0.74 r
  data arrival time                                   0.74

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  r_wrptr_gray_d0_reg_4_/CK (DFFRXLTS)     0.00    1000.00 r
  library setup time                      -0.50     999.50
  data required time                                999.50
  -----------------------------------------------------------
  data required time                                999.50
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                       998.76


  Startpoint: r_wrptr_gray_d0_reg_0_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_wrptr_gray_d1_reg_0_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_rdclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_wrptr_gray_d0_reg_0_/CK (DFFRXLTS)      0.00       0.00 r
  r_wrptr_gray_d0_reg_0_/Q (DFFRXLTS)       0.72       0.72 f
  r_wrptr_gray_d1_reg_0_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_rdclk (rise edge)              1000.00    1000.00
  clock network delay (ideal)               0.00    1000.00
  r_wrptr_gray_d1_reg_0_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                       -0.39     999.61
  data required time                                 999.61
  ------------------------------------------------------------
  data required time                                 999.61
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                        998.88


  Startpoint: r_wrptr_gray_d0_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_wrptr_gray_d1_reg_1_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_rdclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_wrptr_gray_d0_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  r_wrptr_gray_d0_reg_1_/Q (DFFRXLTS)       0.72       0.72 f
  r_wrptr_gray_d1_reg_1_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_rdclk (rise edge)              1000.00    1000.00
  clock network delay (ideal)               0.00    1000.00
  r_wrptr_gray_d1_reg_1_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                       -0.39     999.61
  data required time                                 999.61
  ------------------------------------------------------------
  data required time                                 999.61
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                        998.88


  Startpoint: r_wrptr_gray_d0_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_wrptr_gray_d1_reg_2_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_rdclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_wrptr_gray_d0_reg_2_/CK (DFFRXLTS)      0.00       0.00 r
  r_wrptr_gray_d0_reg_2_/Q (DFFRXLTS)       0.72       0.72 f
  r_wrptr_gray_d1_reg_2_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_rdclk (rise edge)              1000.00    1000.00
  clock network delay (ideal)               0.00    1000.00
  r_wrptr_gray_d1_reg_2_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                       -0.39     999.61
  data required time                                 999.61
  ------------------------------------------------------------
  data required time                                 999.61
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                        998.88


  Startpoint: r_wrptr_gray_d0_reg_4_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_wrptr_gray_d1_reg_4_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_rdclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_wrptr_gray_d0_reg_4_/CK (DFFRXLTS)      0.00       0.00 r
  r_wrptr_gray_d0_reg_4_/Q (DFFRXLTS)       0.72       0.72 f
  r_wrptr_gray_d1_reg_4_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_rdclk (rise edge)              1000.00    1000.00
  clock network delay (ideal)               0.00    1000.00
  r_wrptr_gray_d1_reg_4_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                       -0.39     999.61
  data required time                                 999.61
  ------------------------------------------------------------
  data required time                                 999.61
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                        998.88


  Startpoint: r_wrptr_gray_d0_reg_3_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: r_wrptr_gray_d1_reg_3_
            (rising edge-triggered flip-flop clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_rdclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_wrptr_gray_d0_reg_3_/CK (DFFRXLTS)      0.00       0.00 r
  r_wrptr_gray_d0_reg_3_/Q (DFFRXLTS)       0.72       0.72 f
  r_wrptr_gray_d1_reg_3_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_rdclk (rise edge)              1000.00    1000.00
  clock network delay (ideal)               0.00    1000.00
  r_wrptr_gray_d1_reg_3_/CK (DFFRXLTS)      0.00    1000.00 r
  library setup time                       -0.39     999.61
  data required time                                 999.61
  ------------------------------------------------------------
  data required time                                 999.61
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                        998.88


  Startpoint: u_ram_r_rdata_reg_15_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[15]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_15_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_15_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[15] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_14_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[14]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_14_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_14_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[14] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_13_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[13]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_13_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_13_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[13] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_12_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[12]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_12_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_12_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[12] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_11_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[11]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_11_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_11_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[11] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_10_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[10]
            (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_10_/CK (DFFRXLTS)      0.00       0.00 r
  u_ram_r_rdata_reg_10_/Q (DFFRXLTS)       0.80       0.80 f
  o_rdata[10] (out)                        0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_9_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[9] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_9_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_9_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[9] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_8_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[8] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_8_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_8_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[8] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_7_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[7] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_7_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_7_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[7] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_6_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[6] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_6_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_6_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[6] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_5_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[5] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_5_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_5_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[5] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_4_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[4] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_4_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_4_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[4] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_3_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[3] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_3_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_3_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[3] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_2_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[2] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_2_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_2_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[2] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_1_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[1] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_1_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_1_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[1] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: u_ram_r_rdata_reg_0_
              (rising edge-triggered flip-flop clocked by i_rdclk)
  Endpoint: o_rdata[0] (output port clocked by i_rdclk)
  Path Group: i_rdclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_rdclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_ram_r_rdata_reg_0_/CK (DFFRXLTS)       0.00       0.00 r
  u_ram_r_rdata_reg_0_/Q (DFFRXLTS)        0.80       0.80 f
  o_rdata[0] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock i_rdclk (rise edge)             1000.00    1000.00
  clock network delay (ideal)              0.00    1000.00
  output external delay                   -0.05     999.95
  data required time                                999.95
  -----------------------------------------------------------
  data required time                                999.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                       999.15


  Startpoint: r_rdptr_gray_d0_reg_0_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_rdptr_gray_d1_reg_0_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_wrclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_rdptr_gray_d0_reg_0_/CK (DFFRXLTS)      0.00       0.00 r
  r_rdptr_gray_d0_reg_0_/Q (DFFRXLTS)       0.72       0.72 f
  r_rdptr_gray_d1_reg_0_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_wrclk (rise edge)             100000.00  100000.00
  clock network delay (ideal)               0.00   100000.00
  r_rdptr_gray_d1_reg_0_/CK (DFFRXLTS)      0.00   100000.00 r
  library setup time                       -0.40   99999.60
  data required time                               99999.60
  ------------------------------------------------------------
  data required time                               99999.60
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                      99998.88


  Startpoint: r_rdptr_gray_d0_reg_1_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_rdptr_gray_d1_reg_1_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_wrclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_rdptr_gray_d0_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  r_rdptr_gray_d0_reg_1_/Q (DFFRXLTS)       0.72       0.72 f
  r_rdptr_gray_d1_reg_1_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_wrclk (rise edge)             100000.00  100000.00
  clock network delay (ideal)               0.00   100000.00
  r_rdptr_gray_d1_reg_1_/CK (DFFRXLTS)      0.00   100000.00 r
  library setup time                       -0.40   99999.60
  data required time                               99999.60
  ------------------------------------------------------------
  data required time                               99999.60
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                      99998.88


  Startpoint: r_rdptr_gray_d0_reg_2_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_rdptr_gray_d1_reg_2_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_wrclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_rdptr_gray_d0_reg_2_/CK (DFFRXLTS)      0.00       0.00 r
  r_rdptr_gray_d0_reg_2_/Q (DFFRXLTS)       0.72       0.72 f
  r_rdptr_gray_d1_reg_2_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_wrclk (rise edge)             100000.00  100000.00
  clock network delay (ideal)               0.00   100000.00
  r_rdptr_gray_d1_reg_2_/CK (DFFRXLTS)      0.00   100000.00 r
  library setup time                       -0.40   99999.60
  data required time                               99999.60
  ------------------------------------------------------------
  data required time                               99999.60
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                      99998.88


  Startpoint: r_rdptr_gray_d0_reg_4_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_rdptr_gray_d1_reg_4_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_wrclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_rdptr_gray_d0_reg_4_/CK (DFFRXLTS)      0.00       0.00 r
  r_rdptr_gray_d0_reg_4_/Q (DFFRXLTS)       0.72       0.72 f
  r_rdptr_gray_d1_reg_4_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_wrclk (rise edge)             100000.00  100000.00
  clock network delay (ideal)               0.00   100000.00
  r_rdptr_gray_d1_reg_4_/CK (DFFRXLTS)      0.00   100000.00 r
  library setup time                       -0.40   99999.60
  data required time                               99999.60
  ------------------------------------------------------------
  data required time                               99999.60
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                      99998.88


  Startpoint: r_rdptr_gray_d0_reg_3_
              (rising edge-triggered flip-flop clocked by i_wrclk)
  Endpoint: r_rdptr_gray_d1_reg_3_
            (rising edge-triggered flip-flop clocked by i_wrclk)
  Path Group: i_wrclk
  Path Type: max

  Point                                     Incr       Path
  ------------------------------------------------------------
  clock i_wrclk (rise edge)                 0.00       0.00
  clock network delay (ideal)               0.00       0.00
  r_rdptr_gray_d0_reg_3_/CK (DFFRXLTS)      0.00       0.00 r
  r_rdptr_gray_d0_reg_3_/Q (DFFRXLTS)       0.72       0.72 f
  r_rdptr_gray_d1_reg_3_/D (DFFRXLTS)       0.00       0.72 f
  data arrival time                                    0.72

  clock i_wrclk (rise edge)             100000.00  100000.00
  clock network delay (ideal)               0.00   100000.00
  r_rdptr_gray_d1_reg_3_/CK (DFFRXLTS)      0.00   100000.00 r
  library setup time                       -0.40   99999.60
  data required time                               99999.60
  ------------------------------------------------------------
  data required time                               99999.60
  data arrival time                                   -0.72
  ------------------------------------------------------------
  slack (MET)                                      99998.88


1
