// Seed: 1184113610
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    output wire id_7,
    output tri id_8
);
  wire id_10;
  ;
  logic id_11;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output wand id_11,
    output tri1 id_12,
    output supply0 id_13
    , id_21,
    output logic id_14,
    input tri0 id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    output uwire id_19
);
  always @(posedge id_18) id_14 = id_10;
  module_0 modCall_1 (
      id_18,
      id_13,
      id_18,
      id_8,
      id_2,
      id_18,
      id_16,
      id_12,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
