

================================================================
== Vivado HLS Report for 'mmcpy_outputpixel'
================================================================
* Date:           Thu Jul 29 20:17:51 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  264|    1|  264|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_mmcpy_outputport_fu_124   |mmcpy_outputport   |    1|  263|    1|  263|   none  |
        |grp_mmcpy_outputport1_fu_142  |mmcpy_outputport1  |    1|  263|    1|  263|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     176|    406|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     180|    477|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------+-------------------+---------+-------+----+-----+
    |grp_mmcpy_outputport_fu_124   |mmcpy_outputport   |        0|      0|  88|  203|
    |grp_mmcpy_outputport1_fu_142  |mmcpy_outputport1  |        0|      0|  88|  203|
    +------------------------------+-------------------+---------+-------+----+-----+
    |Total                         |                   |        0|      0| 176|  406|
    +------------------------------+-------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  15|          3|    1|          3|
    |m_axi_Output1_AWVALID   |   9|          2|    1|          2|
    |m_axi_Output1_BREADY    |   9|          2|    1|          2|
    |m_axi_Output1_WVALID    |   9|          2|    1|          2|
    |m_axi_Output_r_AWVALID  |   9|          2|    1|          2|
    |m_axi_Output_r_BREADY   |   9|          2|    1|          2|
    |m_axi_Output_r_WVALID   |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  69|         15|    7|         15|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  2|   0|    2|          0|
    |grp_mmcpy_outputport1_fu_142_ap_start_reg  |  1|   0|    1|          0|
    |grp_mmcpy_outputport_fu_124_ap_start_reg   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  mmcpy_outputpixel  | return value |
|m_axi_Output_r_AWVALID   | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWREADY   |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWADDR    | out |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWID      | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWLEN     | out |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWSIZE    | out |    3|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWBURST   | out |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWLOCK    | out |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWCACHE   | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWPROT    | out |    3|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWQOS     | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWREGION  | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_AWUSER    | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WVALID    | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WREADY    |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WDATA     | out |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WSTRB     | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WLAST     | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WID       | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_WUSER     | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARVALID   | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARREADY   |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARADDR    | out |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARID      | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARLEN     | out |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARSIZE    | out |    3|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARBURST   | out |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARLOCK    | out |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARCACHE   | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARPROT    | out |    3|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARQOS     | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARREGION  | out |    4|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_ARUSER    | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RVALID    |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RREADY    | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RDATA     |  in |   32|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RLAST     |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RID       |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RUSER     |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_RRESP     |  in |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_BVALID    |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_BREADY    | out |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_BRESP     |  in |    2|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_BID       |  in |    1|    m_axi   |       Output_r      |    pointer   |
|m_axi_Output_r_BUSER     |  in |    1|    m_axi   |       Output_r      |    pointer   |
|Output_offset            |  in |   30|   ap_none  |    Output_offset    |    scalar    |
|m_axi_Output1_AWVALID    | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWREADY    |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWADDR     | out |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWID       | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWLEN      | out |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWSIZE     | out |    3|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWBURST    | out |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWLOCK     | out |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWCACHE    | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWPROT     | out |    3|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWQOS      | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWREGION   | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_AWUSER     | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WVALID     | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WREADY     |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WDATA      | out |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WSTRB      | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WLAST      | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WID        | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_WUSER      | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARVALID    | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARREADY    |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARADDR     | out |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARID       | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARLEN      | out |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARSIZE     | out |    3|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARBURST    | out |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARLOCK     | out |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARCACHE    | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARPROT     | out |    3|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARQOS      | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARREGION   | out |    4|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_ARUSER     | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RVALID     |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RREADY     | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RDATA      |  in |   32|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RLAST      |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RID        |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RUSER      |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_RRESP      |  in |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_BVALID     |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_BREADY     | out |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_BRESP      |  in |    2|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_BID        |  in |    1|    m_axi   |       Output1       |    pointer   |
|m_axi_Output1_BUSER      |  in |    1|    m_axi   |       Output1       |    pointer   |
|Output1_offset           |  in |   30|   ap_none  |    Output1_offset   |    scalar    |
|output_tmp_address0      | out |    8|  ap_memory |      output_tmp     |     array    |
|output_tmp_ce0           | out |    1|  ap_memory |      output_tmp     |     array    |
|output_tmp_q0            |  in |   32|  ap_memory |      output_tmp     |     array    |
|output_tmp1_address0     | out |    8|  ap_memory |     output_tmp1     |     array    |
|output_tmp1_ce0          | out |    1|  ap_memory |     output_tmp1     |     array    |
|output_tmp1_q0           |  in |   32|  ap_memory |     output_tmp1     |     array    |
|tm_V_6                   |  in |    6|   ap_none  |        tm_V_6       |    scalar    |
|mLoop1_V                 |  in |    5|   ap_none  |       mLoop1_V      |    scalar    |
|mLoop2_V                 |  in |    6|   ap_none  |       mLoop2_V      |    scalar    |
|outputoffsetarray_0      |  in |   32|   ap_none  | outputoffsetarray_0 |    scalar    |
|outputoffsetarray_1      |  in |   32|   ap_none  | outputoffsetarray_1 |    scalar    |
|OutputLength             |  in |    8|   ap_none  |     OutputLength    |    scalar    |
|OutputLength1            |  in |    8|   ap_none  |    OutputLength1    |    scalar    |
|enable                   |  in |    1|   ap_none  |        enable       |    scalar    |
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 3 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%OutputLength1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %OutputLength1)"   --->   Operation 4 'read' 'OutputLength1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%OutputLength_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %OutputLength)"   --->   Operation 5 'read' 'OutputLength_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outputoffsetarray_1_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_1)"   --->   Operation 6 'read' 'outputoffsetarray_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputoffsetarray_0_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_0)"   --->   Operation 7 'read' 'outputoffsetarray_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mLoop2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %mLoop2_V)"   --->   Operation 8 'read' 'mLoop2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mLoop1_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %mLoop1_V)"   --->   Operation 9 'read' 'mLoop1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tm_V_6_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tm_V_6)"   --->   Operation 10 'read' 'tm_V_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Output1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output1_offset)"   --->   Operation 11 'read' 'Output1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output_offset)"   --->   Operation 12 'read' 'Output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %enable_read, label %1, label %._crit_edge" [cnn.cpp:672]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.55ns)   --->   "call fastcc void @mmcpy_outputport(i32* %Output_r, i30 %Output_offset_read, [169 x i32]* nocapture %output_tmp, i6 %tm_V_6_read, i5 %mLoop1_V_read, i32 %outputoffsetarray_0_4, i8 %OutputLength_read)" [cnn.cpp:676]   --->   Operation 16 'call' <Predicate = (enable_read)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (2.55ns)   --->   "call fastcc void @mmcpy_outputport1(i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture %output_tmp1, i6 %tm_V_6_read, i6 %mLoop2_V_read, i32 %outputoffsetarray_1_4, i8 %OutputLength1_read)" [cnn.cpp:677]   --->   Operation 17 'call' <Predicate = (enable_read)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_outputport(i32* %Output_r, i30 %Output_offset_read, [169 x i32]* nocapture %output_tmp, i6 %tm_V_6_read, i5 %mLoop1_V_read, i32 %outputoffsetarray_0_4, i8 %OutputLength_read)" [cnn.cpp:676]   --->   Operation 18 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_outputport1(i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture %output_tmp1, i6 %tm_V_6_read, i6 %mLoop2_V_read, i32 %outputoffsetarray_1_4, i8 %OutputLength1_read)" [cnn.cpp:677]   --->   Operation 19 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge" [cnn.cpp:678]   --->   Operation 20 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:678]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Output1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Output1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tm_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mLoop1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mLoop2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputoffsetarray_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputoffsetarray_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutputLength]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutputLength1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_read           (read         ) [ 011]
OutputLength1_read    (read         ) [ 001]
OutputLength_read     (read         ) [ 001]
outputoffsetarray_1_4 (read         ) [ 001]
outputoffsetarray_0_4 (read         ) [ 001]
mLoop2_V_read         (read         ) [ 001]
mLoop1_V_read         (read         ) [ 001]
tm_V_6_read           (read         ) [ 001]
Output1_offset_read   (read         ) [ 001]
Output_offset_read    (read         ) [ 001]
StgValue_13           (specinterface) [ 000]
StgValue_14           (specinterface) [ 000]
StgValue_15           (br           ) [ 000]
StgValue_18           (call         ) [ 000]
StgValue_19           (call         ) [ 000]
StgValue_20           (br           ) [ 000]
StgValue_21           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Output1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Output1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_tmp1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tm_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tm_V_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mLoop1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mLoop1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mLoop2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mLoop2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputoffsetarray_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputoffsetarray_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outputoffsetarray_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputoffsetarray_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OutputLength">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputLength"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OutputLength1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputLength1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="enable">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_outputport"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_outputport1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="enable_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="OutputLength1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutputLength1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="OutputLength_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutputLength_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outputoffsetarray_1_4_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputoffsetarray_1_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="outputoffsetarray_0_4_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputoffsetarray_0_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mLoop2_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mLoop2_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mLoop1_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mLoop1_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tm_V_6_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tm_V_6_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Output1_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="30" slack="0"/>
<pin id="114" dir="0" index="1" bw="30" slack="0"/>
<pin id="115" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Output1_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Output_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="30" slack="0"/>
<pin id="120" dir="0" index="1" bw="30" slack="0"/>
<pin id="121" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Output_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_mmcpy_outputport_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="30" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="6" slack="0"/>
<pin id="130" dir="0" index="5" bw="5" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="8" slack="0"/>
<pin id="133" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_mmcpy_outputport1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="30" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="6" slack="0"/>
<pin id="148" dir="0" index="5" bw="6" slack="0"/>
<pin id="149" dir="0" index="6" bw="32" slack="0"/>
<pin id="150" dir="0" index="7" bw="8" slack="0"/>
<pin id="151" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="enable_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="OutputLength1_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OutputLength1_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="OutputLength_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OutputLength_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="outputoffsetarray_1_4_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray_1_4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="outputoffsetarray_0_4_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray_0_4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mLoop2_V_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mLoop2_V_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="mLoop1_V_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mLoop1_V_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="tm_V_6_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tm_V_6_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="Output1_offset_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="30" slack="1"/>
<pin id="202" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="Output1_offset_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="Output_offset_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="30" slack="1"/>
<pin id="207" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="Output_offset_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="106" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="100" pin="2"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="88" pin="2"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="76" pin="2"/><net_sink comp="124" pin=7"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="112" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="106" pin="2"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="94" pin="2"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="82" pin="2"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="142" pin=7"/></net>

<net id="163"><net_src comp="64" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="172"><net_src comp="76" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="182"><net_src comp="88" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="187"><net_src comp="94" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="192"><net_src comp="100" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="197"><net_src comp="106" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="208"><net_src comp="118" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_r | {1 2 }
	Port: Output1 | {1 2 }
	Port: output_tmp | {}
	Port: output_tmp1 | {}
 - Input state : 
	Port: mmcpy_outputpixel : Output_r | {}
	Port: mmcpy_outputpixel : Output_offset | {1 }
	Port: mmcpy_outputpixel : Output1 | {}
	Port: mmcpy_outputpixel : Output1_offset | {1 }
	Port: mmcpy_outputpixel : output_tmp | {1 2 }
	Port: mmcpy_outputpixel : output_tmp1 | {1 2 }
	Port: mmcpy_outputpixel : tm_V_6 | {1 }
	Port: mmcpy_outputpixel : mLoop1_V | {1 }
	Port: mmcpy_outputpixel : mLoop2_V | {1 }
	Port: mmcpy_outputpixel : outputoffsetarray_0 | {1 }
	Port: mmcpy_outputpixel : outputoffsetarray_1 | {1 }
	Port: mmcpy_outputpixel : OutputLength | {1 }
	Port: mmcpy_outputpixel : OutputLength1 | {1 }
	Port: mmcpy_outputpixel : enable | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   |    grp_mmcpy_outputport_fu_124   |  3.538  |    98   |    85   |
|          |   grp_mmcpy_outputport1_fu_142   |  3.538  |    98   |    85   |
|----------|----------------------------------|---------|---------|---------|
|          |      enable_read_read_fu_64      |    0    |    0    |    0    |
|          |   OutputLength1_read_read_fu_70  |    0    |    0    |    0    |
|          |   OutputLength_read_read_fu_76   |    0    |    0    |    0    |
|          | outputoffsetarray_1_4_read_fu_82 |    0    |    0    |    0    |
|   read   | outputoffsetarray_0_4_read_fu_88 |    0    |    0    |    0    |
|          |     mLoop2_V_read_read_fu_94     |    0    |    0    |    0    |
|          |     mLoop1_V_read_read_fu_100    |    0    |    0    |    0    |
|          |      tm_V_6_read_read_fu_106     |    0    |    0    |    0    |
|          |  Output1_offset_read_read_fu_112 |    0    |    0    |    0    |
|          |  Output_offset_read_read_fu_118  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |  7.076  |   196   |   170   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| Output1_offset_read_reg_200 |   30   |
|  OutputLength1_read_reg_164 |    8   |
|  OutputLength_read_reg_169  |    8   |
|  Output_offset_read_reg_205 |   30   |
|     enable_read_reg_160     |    1   |
|    mLoop1_V_read_reg_189    |    5   |
|    mLoop2_V_read_reg_184    |    6   |
|outputoffsetarray_0_4_reg_179|   32   |
|outputoffsetarray_1_4_reg_174|   32   |
|     tm_V_6_read_reg_194     |    6   |
+-----------------------------+--------+
|            Total            |   158  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|  grp_mmcpy_outputport_fu_124 |  p2  |   2  |  30  |   60   ||    9    |
|  grp_mmcpy_outputport_fu_124 |  p4  |   2  |   6  |   12   ||    9    |
|  grp_mmcpy_outputport_fu_124 |  p5  |   2  |   5  |   10   ||    9    |
|  grp_mmcpy_outputport_fu_124 |  p6  |   2  |  32  |   64   ||    9    |
|  grp_mmcpy_outputport_fu_124 |  p7  |   2  |   8  |   16   ||    9    |
| grp_mmcpy_outputport1_fu_142 |  p2  |   2  |  30  |   60   ||    9    |
| grp_mmcpy_outputport1_fu_142 |  p4  |   2  |   6  |   12   ||    9    |
| grp_mmcpy_outputport1_fu_142 |  p5  |   2  |   6  |   12   ||    9    |
| grp_mmcpy_outputport1_fu_142 |  p6  |   2  |  32  |   64   ||    9    |
| grp_mmcpy_outputport1_fu_142 |  p7  |   2  |   8  |   16   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   326  ||  17.69  ||    90   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   196  |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   90   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |   24   |   354  |   260  |
+-----------+--------+--------+--------+
