and r2, r1, 1
mov r3, r2, ror 1
mvn r2, r3
