Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Dec  5 04:01:48 2024
| Host         : DESKTOP-7V211I7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file whack_a_mole_timing_summary_routed.rpt -pb whack_a_mole_timing_summary_routed.pb -rpx whack_a_mole_timing_summary_routed.rpx -warn_on_violation
| Design       : whack_a_mole
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    106         
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: divider/clk_1hz_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: divider/clk_500hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.564        0.000                      0                  476        0.155        0.000                      0                  476        4.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.564        0.000                      0                  476        0.155        0.000                      0                  476        4.500        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.952ns (23.971%)  route 3.019ns (76.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.737     9.124    divider/ticks_10
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    14.854    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    divider/ticks_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.952ns (23.971%)  route 3.019ns (76.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.737     9.124    divider/ticks_10
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    14.854    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[5]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    divider/ticks_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.952ns (23.971%)  route 3.019ns (76.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.737     9.124    divider/ticks_10
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    14.854    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[6]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    divider/ticks_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.952ns (23.971%)  route 3.019ns (76.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.737     9.124    divider/ticks_10
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    14.854    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[7]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    divider/ticks_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.271%)  route 2.970ns (75.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.688     9.075    divider/ticks_10
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.855    divider/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    divider/ticks_1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.271%)  route 2.970ns (75.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.688     9.075    divider/ticks_10
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.855    divider/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    divider/ticks_1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.271%)  route 2.970ns (75.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.688     9.075    divider/ticks_10
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.855    divider/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    divider/ticks_1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.271%)  route 2.970ns (75.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.688     9.075    divider/ticks_10
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.855    divider/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  divider/ticks_1_reg[9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    divider/ticks_1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.952ns (24.725%)  route 2.898ns (75.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.616     9.003    divider/ticks_10
    SLICE_X63Y38         FDRE                                         r  divider/ticks_1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.516    14.857    divider/clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  divider/ticks_1_reg[20]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y38         FDRE (Setup_fdre_C_R)       -0.429    14.667    divider/ticks_1_reg[20]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 divider/ticks_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ticks_1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.952ns (24.725%)  route 2.898ns (75.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.631     5.152    divider/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  divider/ticks_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  divider/ticks_1_reg[4]/Q
                         net (fo=3, routed)           0.683     6.292    divider/ticks_1_reg[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  divider/ticks_1[0]_i_6/O
                         net (fo=1, routed)           0.667     7.082    divider/ticks_1[0]_i_6_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  divider/ticks_1[0]_i_5/O
                         net (fo=1, routed)           0.490     7.696    divider/ticks_1[0]_i_5_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  divider/ticks_1[0]_i_3/O
                         net (fo=1, routed)           0.442     8.262    divider/ticks_1[0]_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  divider/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.616     9.003    divider/ticks_10
    SLICE_X63Y38         FDRE                                         r  divider/ticks_1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.516    14.857    divider/clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  divider/ticks_1_reg[21]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y38         FDRE (Setup_fdre_C_R)       -0.429    14.667    divider/ticks_1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 db_reset_all/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset_all/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.569     1.452    db_reset_all/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  db_reset_all/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  db_reset_all/counter_reg[1]/Q
                         net (fo=7, routed)           0.110     1.703    db_reset_all/counter_reg[1]
    SLICE_X56Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.751 r  db_reset_all/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    db_reset_all/p_0_in__0[2]
    SLICE_X56Y49         FDRE                                         r  db_reset_all/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.838     1.965    db_reset_all/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  db_reset_all/counter_reg[2]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.131     1.596    db_reset_all/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 db_sw_14/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_14/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.595     1.478    db_sw_14/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  db_sw_14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_sw_14/counter_reg[1]/Q
                         net (fo=7, routed)           0.110     1.729    db_sw_14/counter_reg[1]
    SLICE_X60Y47         LUT3 (Prop_lut3_I2_O)        0.048     1.777 r  db_sw_14/counter[2]_i_1__15/O
                         net (fo=1, routed)           0.000     1.777    db_sw_14/p_0_in__15[2]
    SLICE_X60Y47         FDRE                                         r  db_sw_14/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.865     1.992    db_sw_14/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  db_sw_14/counter_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.131     1.622    db_sw_14/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 db_sw_6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_6/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    db_sw_6/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  db_sw_6/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db_sw_6/counter_reg[1]/Q
                         net (fo=7, routed)           0.121     1.710    db_sw_6/counter_reg[1]
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.048     1.758 r  db_sw_6/counter[4]_i_1__7/O
                         net (fo=1, routed)           0.000     1.758    db_sw_6/p_0_in__7[4]
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    db_sw_6/clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[4]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.131     1.591    db_sw_6/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 manager/finish_digit_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/digit_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.720%)  route 0.150ns (44.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    manager/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  manager/finish_digit_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  manager/finish_digit_0_reg[2]/Q
                         net (fo=1, routed)           0.150     1.768    manager/game_countdown/Q[2]
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.048     1.816 r  manager/game_countdown/digit_0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    manager/game_countdown_n_2
    SLICE_X60Y42         FDRE                                         r  manager/digit_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.863     1.990    manager/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  manager/digit_0_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.131     1.643    manager/digit_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 db_sw_6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_6/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    db_sw_6/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  db_sw_6/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db_sw_6/counter_reg[1]/Q
                         net (fo=7, routed)           0.121     1.710    db_sw_6/counter_reg[1]
    SLICE_X50Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  db_sw_6/counter[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.755    db_sw_6/p_0_in__7[3]
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    db_sw_6/clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[3]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.120     1.580    db_sw_6/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 db_sw_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.005%)  route 0.131ns (40.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.569     1.452    db_sw_1/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  db_sw_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  db_sw_1/counter_reg[1]/Q
                         net (fo=7, routed)           0.131     1.724    db_sw_1/counter_reg[1]
    SLICE_X56Y47         LUT3 (Prop_lut3_I2_O)        0.048     1.772 r  db_sw_1/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.772    db_sw_1/p_0_in__2[2]
    SLICE_X56Y47         FDRE                                         r  db_sw_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.838     1.965    db_sw_1/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  db_sw_1/counter_reg[2]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.131     1.596    db_sw_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_sw_6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_6/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    db_sw_6/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  db_sw_6/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db_sw_6/counter_reg[1]/Q
                         net (fo=7, routed)           0.125     1.714    db_sw_6/counter_reg[1]
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  db_sw_6/counter[5]_i_1__7/O
                         net (fo=1, routed)           0.000     1.759    db_sw_6/p_0_in__7[5]
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    db_sw_6/clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  db_sw_6/counter_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.121     1.581    db_sw_6/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 db_sw_15/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_15/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.595     1.478    db_sw_15/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  db_sw_15/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_sw_15/counter_reg[0]/Q
                         net (fo=7, routed)           0.133     1.752    db_sw_15/counter_reg_n_0_[0]
    SLICE_X64Y46         LUT5 (Prop_lut5_I2_O)        0.048     1.800 r  db_sw_15/counter[4]_i_1__16/O
                         net (fo=1, routed)           0.000     1.800    db_sw_15/p_0_in__16[4]
    SLICE_X64Y46         FDRE                                         r  db_sw_15/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    db_sw_15/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  db_sw_15/counter_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.131     1.622    db_sw_15/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 db_sw_12/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_12/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.592     1.475    db_sw_12/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  db_sw_12/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db_sw_12/counter_reg[1]/Q
                         net (fo=7, routed)           0.134     1.750    db_sw_12/counter_reg[1]
    SLICE_X64Y37         LUT5 (Prop_lut5_I3_O)        0.048     1.798 r  db_sw_12/counter[4]_i_1__13/O
                         net (fo=1, routed)           0.000     1.798    db_sw_12/p_0_in__13[4]
    SLICE_X64Y37         FDRE                                         r  db_sw_12/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.862     1.989    db_sw_12/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  db_sw_12/counter_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.131     1.619    db_sw_12/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 manager/finish_digit_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/digit_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    manager/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  manager/finish_digit_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  manager/finish_digit_2_reg[4]/Q
                         net (fo=1, routed)           0.101     1.742    manager/finish_digit_2[4]
    SLICE_X59Y44         FDRE                                         r  manager/digit_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.864     1.991    manager/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  manager/digit_2_reg[4]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.070     1.563    manager/digit_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   db_reset_all/button_last_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   db_reset_all/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   db_reset_all/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   db_reset_all/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y48   db_reset_all/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y48   db_reset_all/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y48   db_reset_all/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   db_reset_all/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   db_reset_all/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   db_reset_all/button_last_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   db_reset_all/button_last_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   db_reset_all/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   db_reset_all/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   db_reset_all/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   db_reset_all/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   db_reset_all/button_last_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   db_reset_all/button_last_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   db_reset_all/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   db_reset_all/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y49   db_reset_all/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   db_reset_all/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   db_reset_all/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 3.396ns (32.814%)  route 6.953ns (67.186%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    10.349    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 3.396ns (32.814%)  route 6.953ns (67.186%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    10.349    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 3.396ns (32.814%)  route 6.953ns (67.186%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    10.349    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 3.396ns (32.814%)  route 6.953ns (67.186%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    10.349    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 3.396ns (33.288%)  route 6.806ns (66.712%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    10.202    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 3.396ns (33.288%)  route 6.806ns (66.712%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    10.202    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 3.396ns (33.288%)  route 6.806ns (66.712%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.567 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    10.202    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 3.331ns (35.057%)  route 6.171ns (64.943%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.502 r  manager/play_game/points0__138_carry__0/O[2]
                         net (fo=1, routed)           0.000     9.502    manager/play_game/p_1_in[6]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 2.983ns (32.588%)  route 6.171ns (67.412%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.579 r  manager/play_game/points0__116_carry/CO[3]
                         net (fo=1, routed)           0.000     6.579    manager/play_game/points0__116_carry_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  manager/play_game/points0__116_carry__0/O[0]
                         net (fo=2, routed)           1.108     7.906    manager/play_game/points0__116_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.295     8.201 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599     8.800    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.924 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.924    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.154 r  manager/play_game/points0__138_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.154    manager/play_game/p_1_in[5]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/leds_last_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/points_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 2.933ns (33.634%)  route 5.787ns (66.366%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=3 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  manager/play_game/leds_last_reg[13]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  manager/play_game/leds_last_reg[13]/Q
                         net (fo=5, routed)           0.811     1.267    manager/play_game/leds_last[13]
    SLICE_X61Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.419 r  manager/play_game/points0__22_carry_i_8/O
                         net (fo=8, routed)           0.891     2.310    manager/play_game/points0__22_carry_i_8_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     2.642 r  manager/play_game/points0__22_carry_i_1/O
                         net (fo=11, routed)          0.960     3.602    manager/play_game/points0__22_carry_i_1_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  manager/play_game/points0__22_carry_i_4/O
                         net (fo=1, routed)           0.000     3.726    manager/play_game/points0__22_carry_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.976 r  manager/play_game/points0__22_carry/O[2]
                         net (fo=2, routed)           1.201     5.178    manager/play_game/points0__22_carry_n_5
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.301     5.479 r  manager/play_game/points0__116_carry_i_1/O
                         net (fo=2, routed)           0.600     6.079    manager/play_game/points0__116_carry_i_1_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.203 r  manager/play_game/points0__116_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    manager/play_game/points0__116_carry_i_4_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.458 r  manager/play_game/points0__116_carry/O[3]
                         net (fo=2, routed)           0.889     7.347    manager/play_game/points0__116_carry_n_4
    SLICE_X56Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.679 r  manager/play_game/points0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.435     8.113    manager/play_game/points0__138_carry__0_i_3_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.355     8.468 r  manager/play_game/points0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.468    manager/play_game/points0__138_carry__0_i_7_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.720 r  manager/play_game/points0__138_carry__0/O[0]
                         net (fo=1, routed)           0.000     8.720    manager/play_game/p_1_in[4]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manager/play_game/rng/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/rng/random_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE                         0.000     0.000 r  manager/play_game/rng/lfsr_reg[1]/C
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  manager/play_game/rng/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.067     0.231    manager/play_game/rng/lfsr_reg_n_0_[1]
    SLICE_X56Y44         FDRE                                         r  manager/play_game/rng/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/rng/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/rng/random_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE                         0.000     0.000 r  manager/play_game/rng/lfsr_reg[2]/C
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  manager/play_game/rng/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.068     0.232    manager/play_game/rng/lfsr_reg_n_0_[2]
    SLICE_X56Y44         FDRE                                         r  manager/play_game/rng/random_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/rng/lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/rng/random_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE                         0.000     0.000 r  manager/play_game/rng/lfsr_reg[3]/C
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  manager/play_game/rng/lfsr_reg[3]/Q
                         net (fo=3, routed)           0.068     0.232    manager/play_game/rng/lfsr_reg_n_0_[3]
    SLICE_X56Y44         FDRE                                         r  manager/play_game/rng/random_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/rng/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/rng/lfsr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE                         0.000     0.000 r  manager/play_game/rng/lfsr_reg[7]/C
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  manager/play_game/rng/lfsr_reg[7]/Q
                         net (fo=1, routed)           0.054     0.182    manager/play_game/rng/lfsr_reg_n_0_[7]
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.099     0.281 r  manager/play_game/rng/p_0_out/O
                         net (fo=1, routed)           0.000     0.281    manager/play_game/rng/p_0_out__0[0]
    SLICE_X57Y46         FDRE                                         r  manager/play_game/rng/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/game_countdown/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/game_countdown/digit_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE                         0.000     0.000 r  manager/game_countdown/sec_cnt_reg[1]/C
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/sec_cnt_reg[1]/Q
                         net (fo=10, routed)          0.108     0.249    manager/game_countdown/sec_cnt_reg[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.294 r  manager/game_countdown/digit_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    manager/game_countdown/digit_3[2]_i_1__0_n_0
    SLICE_X63Y46         FDRE                                         r  manager/game_countdown/digit_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/play_game/switches_last_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/play_game/leds_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE                         0.000     0.000 r  manager/play_game/switches_last_reg[10]/C
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/play_game/switches_last_reg[10]/Q
                         net (fo=7, routed)           0.110     0.251    manager/play_game/switches_last[10]
    SLICE_X59Y39         LUT3 (Prop_lut3_I2_O)        0.048     0.299 r  manager/play_game/leds[10]_i_1/O
                         net (fo=1, routed)           0.000     0.299    manager/play_game/leds_temp_10
    SLICE_X59Y39         FDRE                                         r  manager/play_game/leds_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/game_countdown/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/game_countdown/digit_3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.192ns (63.964%)  route 0.108ns (36.036%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE                         0.000     0.000 r  manager/game_countdown/sec_cnt_reg[1]/C
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/sec_cnt_reg[1]/Q
                         net (fo=10, routed)          0.108     0.249    manager/game_countdown/sec_cnt_reg[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.051     0.300 r  manager/game_countdown/digit_3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.300    manager/game_countdown/digit_3[3]_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  manager/game_countdown/digit_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/game_countdown/sec_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            manager/game_countdown/digit_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDSE                         0.000     0.000 r  manager/game_countdown/sec_cnt_reg[2]/C
    SLICE_X62Y46         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  manager/game_countdown/sec_cnt_reg[2]/Q
                         net (fo=10, routed)          0.141     0.282    manager/game_countdown/sec_cnt_reg[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.327 r  manager/game_countdown/digit_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.327    manager/game_countdown/digit_2[0]_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  manager/game_countdown/digit_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/game_countdown/sec_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            manager/game_countdown/digit_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDSE                         0.000     0.000 r  manager/game_countdown/sec_cnt_reg[2]/C
    SLICE_X62Y46         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  manager/game_countdown/sec_cnt_reg[2]/Q
                         net (fo=10, routed)          0.142     0.283    manager/game_countdown/sec_cnt_reg[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  manager/game_countdown/digit_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    manager/game_countdown/digit_2[1]_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  manager/game_countdown/digit_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/game_countdown/sec_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            manager/game_countdown/digit_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.189ns (57.238%)  route 0.141ns (42.762%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDSE                         0.000     0.000 r  manager/game_countdown/sec_cnt_reg[2]/C
    SLICE_X62Y46         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  manager/game_countdown/sec_cnt_reg[2]/Q
                         net (fo=10, routed)          0.141     0.282    manager/game_countdown/sec_cnt_reg[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.048     0.330 r  manager/game_countdown/digit_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.330    manager/game_countdown/digit_3[1]_i_1__0_n_0
    SLICE_X63Y46         FDRE                                         r  manager/game_countdown/digit_3_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 2.939ns (28.086%)  route 7.525ns (71.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    15.623    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 2.939ns (28.086%)  route 7.525ns (71.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    15.623    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 2.939ns (28.086%)  route 7.525ns (71.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    15.623    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 2.939ns (28.086%)  route 7.525ns (71.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.783    15.623    manager/play_game/p_1_in[7]
    SLICE_X56Y42         FDRE                                         r  manager/play_game/points_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 2.939ns (28.487%)  route 7.378ns (71.513%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    15.475    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 2.939ns (28.487%)  route 7.378ns (71.513%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    15.475    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 2.939ns (28.487%)  route 7.378ns (71.513%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.840 r  manager/play_game/points0__138_carry__0/O[3]
                         net (fo=7, routed)           0.635    15.475    manager/play_game/p_1_in[7]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 2.837ns (29.614%)  route 6.743ns (70.386%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.502 r  manager/play_game/points0__94_carry__0/O[1]
                         net (fo=2, routed)           0.841    13.343    manager/play_game/points0__94_carry__0_n_6
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.303    13.646 r  manager/play_game/points0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.718    14.364    manager/play_game/points0__138_carry__0_i_1_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.488 r  manager/play_game/points0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.488    manager/play_game/points0__138_carry__0_i_5_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.738 r  manager/play_game/points0__138_carry__0/O[2]
                         net (fo=1, routed)           0.000    14.738    manager/play_game/p_1_in[6]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_15/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 2.636ns (28.559%)  route 6.594ns (71.441%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.637     5.158    db_sw_15/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  db_sw_15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_sw_15/stable_reg/Q
                         net (fo=8, routed)           1.140     6.755    manager/play_game/switches[15]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.152     6.907 r  manager/play_game/points0__0_carry_i_8/O
                         net (fo=5, routed)           1.313     8.220    manager/play_game/points0__0_carry_i_8_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  manager/play_game/points0__0_carry_i_1/O
                         net (fo=2, routed)           0.721     9.266    manager/play_game/points0__0_carry_i_1_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.390 r  manager/play_game/points0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.390    manager/play_game/points0__0_carry_i_4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.638 r  manager/play_game/points0__0_carry/O[3]
                         net (fo=2, routed)           1.199    10.837    manager/play_game/points0__0_carry_n_4
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.306    11.143 r  manager/play_game/points0__94_carry__0_i_3/O
                         net (fo=2, routed)           0.811    11.954    manager/play_game/points0__94_carry__0_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  manager/play_game/points0__94_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.078    manager/play_game/points0__94_carry__0_i_7_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.325 r  manager/play_game/points0__94_carry__0/O[0]
                         net (fo=2, routed)           0.811    13.136    manager/play_game/points0__94_carry__0_n_7
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.299    13.435 r  manager/play_game/points0__138_carry__0_i_2/O
                         net (fo=2, routed)           0.599    14.034    manager/play_game/points0__138_carry__0_i_2_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.158 r  manager/play_game/points0__138_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.158    manager/play_game/points0__138_carry__0_i_6_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.388 r  manager/play_game/points0__138_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.388    manager/play_game/p_1_in[5]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_13/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/points_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.184ns (36.258%)  route 5.598ns (63.742%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.155    db_sw_13/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  db_sw_13/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  db_sw_13/stable_reg/Q
                         net (fo=9, routed)           1.191     6.864    manager/play_game/switches[13]
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.988 r  manager/play_game/points0__22_carry_i_2/O
                         net (fo=2, routed)           1.293     8.282    manager/play_game/points0__22_carry_i_2_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  manager/play_game/points0__22_carry_i_5/O
                         net (fo=1, routed)           0.000     8.406    manager/play_game/points0__22_carry_i_5_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.636 r  manager/play_game/points0__22_carry/O[1]
                         net (fo=2, routed)           1.168     9.804    manager/play_game/points0__22_carry_n_6
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.334    10.138 r  manager/play_game/points0__116_carry_i_2/O
                         net (fo=2, routed)           0.300    10.438    manager/play_game/points0__116_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.348    10.786 r  manager/play_game/points0__116_carry_i_5/O
                         net (fo=1, routed)           0.000    10.786    manager/play_game/points0__116_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.036 r  manager/play_game/points0__116_carry/O[2]
                         net (fo=2, routed)           0.965    12.001    manager/play_game/points0__116_carry_n_5
    SLICE_X56Y42         LUT3 (Prop_lut3_I0_O)        0.330    12.331 r  manager/play_game/points0__138_carry_i_1/O
                         net (fo=2, routed)           0.679    13.011    manager/play_game/points0__138_carry_i_1_n_0
    SLICE_X56Y42         LUT4 (Prop_lut4_I3_O)        0.331    13.342 r  manager/play_game/points0__138_carry_i_4/O
                         net (fo=1, routed)           0.000    13.342    manager/play_game/points0__138_carry_i_4_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.718 r  manager/play_game/points0__138_carry/CO[3]
                         net (fo=1, routed)           0.000    13.718    manager/play_game/points0__138_carry_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.937 r  manager/play_game/points0__138_carry__0/O[0]
                         net (fo=1, routed)           0.000    13.937    manager/play_game/p_1_in[4]
    SLICE_X56Y43         FDRE                                         r  manager/play_game/points_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manager/digit_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/display/digit_to_display_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    manager/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  manager/digit_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  manager/digit_0_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    manager/display/digit_0[3]
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  manager/display/digit_to_display[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    manager/display/digit_to_display[3]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  manager/display/digit_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/digit_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/display/digit_to_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.528%)  route 0.111ns (37.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.595     1.478    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  manager/digit_2_reg[0]/Q
                         net (fo=1, routed)           0.111     1.731    manager/display/digit_2[0]
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  manager/display/digit_to_display[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    manager/display/digit_to_display[0]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  manager/display/digit_to_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_6/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/switches_last_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.317%)  route 0.200ns (58.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.565     1.448    db_sw_6/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  db_sw_6/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  db_sw_6/stable_reg/Q
                         net (fo=8, routed)           0.200     1.789    manager/play_game/switches[6]
    SLICE_X52Y40         FDRE                                         r  manager/play_game/switches_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/switches_last_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.164ns (45.589%)  route 0.196ns (54.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.449    db_sw_2/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  db_sw_2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  db_sw_2/stable_reg/Q
                         net (fo=14, routed)          0.196     1.809    manager/play_game/switches[2]
    SLICE_X54Y42         FDRE                                         r  manager/play_game/switches_last_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/digit_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/display/digit_to_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.227ns (67.402%)  route 0.110ns (32.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.593     1.476    manager/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  manager/digit_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  manager/digit_1_reg[2]/Q
                         net (fo=1, routed)           0.110     1.714    manager/display/digit_1[2]
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.099     1.813 r  manager/display/digit_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    manager/display/digit_to_display[2]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  manager/display/digit_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_reset_game/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/game_countdown/countdown_game_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    db_reset_game/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  db_reset_game/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  db_reset_game/stable_reg/Q
                         net (fo=5, routed)           0.169     1.788    manager/game_countdown/rst_game
    SLICE_X59Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  manager/game_countdown/countdown_game_i_1/O
                         net (fo=1, routed)           0.000     1.833    manager/game_countdown/countdown_game_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  manager/game_countdown/countdown_game_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/digit_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/display/digit_to_display_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.796%)  route 0.180ns (49.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    manager/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  manager/digit_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  manager/digit_2_reg[4]/Q
                         net (fo=1, routed)           0.180     1.798    manager/display/digit_2[4]
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  manager/display/digit_to_display[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    manager/display/digit_to_display[4]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  manager/display/digit_to_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_8/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/switches_last_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.815%)  route 0.253ns (64.185%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    db_sw_8/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  db_sw_8/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_sw_8/stable_reg/Q
                         net (fo=13, routed)          0.253     1.871    manager/play_game/switches[8]
    SLICE_X58Y39         FDRE                                         r  manager/play_game/switches_last_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sw_11/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/play_game/switches_last_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.659%)  route 0.254ns (64.341%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.477    db_sw_11/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  db_sw_11/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_sw_11/stable_reg/Q
                         net (fo=13, routed)          0.254     1.873    manager/play_game/switches[11]
    SLICE_X61Y41         FDRE                                         r  manager/play_game/switches_last_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manager/digit_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/display/digit_to_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.226ns (56.670%)  route 0.173ns (43.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.595     1.478    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  manager/digit_2_reg[1]/Q
                         net (fo=1, routed)           0.173     1.779    manager/display/digit_2[1]
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  manager/display/digit_to_display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    manager/display/digit_to_display[1]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  manager/display/digit_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db_sw_7/counter_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            db_sw_7/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.583ns (25.527%)  route 4.618ns (74.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           3.960     5.419    db_sw_7/sw_IBUF[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.543 r  db_sw_7/counter[8]_i_1__8/O
                         net (fo=9, routed)           0.658     6.201    db_sw_7/counter[8]_i_1__8_n_0
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446     4.787    db_sw_7/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  db_sw_7/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            db_sw_2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.588ns (25.624%)  route 4.609ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           3.796     5.259    db_sw_2/sw_IBUF[0]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.383 r  db_sw_2/counter[8]_i_1__3/O
                         net (fo=9, routed)           0.813     6.196    db_sw_2/counter[8]_i_1__3_n_0
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.452     4.793    db_sw_2/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            db_sw_2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.588ns (25.624%)  route 4.609ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           3.796     5.259    db_sw_2/sw_IBUF[0]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.383 r  db_sw_2/counter[8]_i_1__3/O
                         net (fo=9, routed)           0.813     6.196    db_sw_2/counter[8]_i_1__3_n_0
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.452     4.793    db_sw_2/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            db_sw_2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.588ns (25.624%)  route 4.609ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           3.796     5.259    db_sw_2/sw_IBUF[0]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.383 r  db_sw_2/counter[8]_i_1__3/O
                         net (fo=9, routed)           0.813     6.196    db_sw_2/counter[8]_i_1__3_n_0
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.452     4.793    db_sw_2/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  db_sw_2/counter_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            db_sw_2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.588ns (25.624%)  route 4.609ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           3.796     5.259    db_sw_2/sw_IBUF[0]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.383 r  db_sw_2/counter[8]_i_1__3/O
                         net (fo=9, routed)           0.813     6.196    db_sw_2/counter[8]_i_1__3_n_0
    SLICE_X53Y44         FDRE                                         r  db_sw_2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.452     4.793    db_sw_2/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  db_sw_2/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manager/game_countdown/countdown_game_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/initialize_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.693%)  route 0.160ns (46.307%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE                         0.000     0.000 r  manager/game_countdown/countdown_game_reg/C
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/countdown_game_reg/Q
                         net (fo=3, routed)           0.160     0.301    manager/game_countdown/countdown_game
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  manager/game_countdown/initialize_i_1/O
                         net (fo=1, routed)           0.000     0.346    manager/game_countdown_n_15
    SLICE_X59Y45         FDRE                                         r  manager/initialize_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.864     1.991    manager/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  manager/initialize_reg/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.777%)  route 0.166ns (47.223%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE                         0.000     0.000 r  manager/game_countdown/digit_3_reg[2]/C
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_3_reg[2]/Q
                         net (fo=1, routed)           0.166     0.307    manager/game_countdown/game_digit_3[2]
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  manager/game_countdown/digit_3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    manager/game_countdown_n_16
    SLICE_X62Y44         FDRE                                         r  manager/digit_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_3_reg[2]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.531%)  route 0.197ns (51.469%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE                         0.000     0.000 r  manager/game_countdown/digit_2_reg[1]/C
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_2_reg[1]/Q
                         net (fo=1, routed)           0.197     0.338    manager/game_countdown/game_digit_2[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  manager/game_countdown/digit_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    manager/game_countdown_n_9
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[1]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE                         0.000     0.000 r  manager/game_countdown/digit_0_reg[1]/C
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  manager/game_countdown/digit_0_reg[1]/Q
                         net (fo=1, routed)           0.196     0.360    manager/game_countdown/game_digit_0[1]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  manager/game_countdown/digit_0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    manager/game_countdown_n_3
    SLICE_X60Y42         FDRE                                         r  manager/digit_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.863     1.990    manager/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  manager/digit_0_reg[1]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.855%)  route 0.229ns (55.145%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE                         0.000     0.000 r  manager/game_countdown/digit_0_reg[0]/C
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_0_reg[0]/Q
                         net (fo=1, routed)           0.229     0.370    manager/game_countdown/game_digit_0[0]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  manager/game_countdown/digit_0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    manager/game_countdown_n_4
    SLICE_X58Y44         FDRE                                         r  manager/digit_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.864     1.991    manager/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  manager/digit_0_reg[0]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.034%)  route 0.209ns (49.966%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE                         0.000     0.000 r  manager/game_countdown/digit_1_reg[0]/C
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  manager/game_countdown/digit_1_reg[0]/Q
                         net (fo=1, routed)           0.209     0.373    manager/game_countdown/game_digit_1[0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.418 r  manager/game_countdown/digit_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    manager/game_countdown_n_8
    SLICE_X62Y44         FDRE                                         r  manager/digit_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_1_reg[0]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.232ns (55.065%)  route 0.189ns (44.935%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE                         0.000     0.000 r  manager/game_countdown/digit_3_reg[3]/C
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  manager/game_countdown/digit_3_reg[3]/Q
                         net (fo=1, routed)           0.189     0.317    manager/game_countdown/game_digit_3[3]
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.104     0.421 r  manager/game_countdown/digit_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.421    manager/game_countdown_n_11
    SLICE_X62Y44         FDRE                                         r  manager/digit_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_3_reg[3]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.328%)  route 0.253ns (57.672%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE                         0.000     0.000 r  manager/game_countdown/digit_2_reg[0]/C
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_2_reg[0]/Q
                         net (fo=1, routed)           0.253     0.394    manager/game_countdown/game_digit_2[0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.439 r  manager/game_countdown/digit_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.439    manager/game_countdown_n_10
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.866     1.993    manager/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  manager/digit_2_reg[0]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.185ns (40.043%)  route 0.277ns (59.957%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE                         0.000     0.000 r  manager/game_countdown/digit_1_reg[3]/C
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_1_reg[3]/Q
                         net (fo=1, routed)           0.277     0.418    manager/game_countdown/game_digit_1[3]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.044     0.462 r  manager/game_countdown/digit_1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.462    manager/game_countdown_n_5
    SLICE_X58Y44         FDRE                                         r  manager/digit_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.864     1.991    manager/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  manager/digit_1_reg[3]/C

Slack:                    inf
  Source:                 manager/game_countdown/digit_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            manager/digit_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.185ns (39.823%)  route 0.280ns (60.177%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE                         0.000     0.000 r  manager/game_countdown/digit_1_reg[2]/C
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  manager/game_countdown/digit_1_reg[2]/Q
                         net (fo=1, routed)           0.280     0.421    manager/game_countdown/game_digit_1[2]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.044     0.465 r  manager/game_countdown/digit_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.465    manager/game_countdown_n_6
    SLICE_X61Y42         FDRE                                         r  manager/digit_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.863     1.990    manager/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  manager/digit_1_reg[2]/C





