.
./.cockpitrc
./.github
./.github/actions
./.github/actions/oseda-caching
./.github/actions/oseda-caching/action.yml
./.github/actions/oseda-cmd
./.github/actions/oseda-cmd/action.yml
./.github/config
./.github/config/croc_ci.json
./.github/config/croc_map_ci.json
./.github/config/gh-pages-map.html
./.github/scripts
./.github/scripts/check_sim.sh
./.github/workflows
./.github/workflows/artistic.yml
./.github/workflows/full-flow.yml
./.github/workflows/license.yml
./.github/workflows/short-flow.yml
./.gitignore
./.gitmodules
./Bender.local
./Bender.lock
./Bender.yml
./CHANGELOG.md
./croc.flist
./doc
./doc/artwork
./doc/artwork/logo_chip.svg
./doc/artwork/logo_template.svg
./doc/croc_arch.svg
./doc/croc_modules.jpg
./doc/croc_routed.jpg
./docker-compose.yml
./ethz.env
./file_list.txt
./ihp13
./ihp13/bondpad
./ihp13/bondpad/cdl
./ihp13/bondpad/cdl/bondpad_70x70.cdl
./ihp13/bondpad/gds
./ihp13/bondpad/gds/bondpad_70x70.gds
./ihp13/bondpad/lef
./ihp13/bondpad/lef/bondpad_70x70.lef
./ihp13/bondpad/verilog
./ihp13/bondpad/verilog/bondpad_70x70.v
./ihp13/tc_clk.sv
./ihp13/tc_sram_impl.sv
./klayout
./klayout/.gitignore
./klayout/def2gds.sh
./klayout/def2stream.py
./klayout/sg13g2.map
./LICENSE.md
./Makefile
./openroad
./openroad/.gitignore
./openroad/openroad.mk
./openroad/scripts
./openroad/scripts/checkpoint.tcl
./openroad/scripts/chip.tcl
./openroad/scripts/floorplan.tcl
./openroad/scripts/floorplan_util.tcl
./openroad/scripts/init_tech.tcl
./openroad/scripts/power_connect.tcl
./openroad/scripts/power_grid.tcl
./openroad/scripts/reports.tcl
./openroad/scripts/reports_area.tcl
./openroad/scripts/startup.tcl
./openroad/src
./openroad/src/constraints.sdc
./openroad/src/instances.tcl
./openroad/src/padring.tcl
./README.md
./rtl
./rtl/apb
./rtl/apb/apb_pkg.sv
./rtl/apb/Bender.yml
./rtl/apb/include
./rtl/apb/include/apb
./rtl/apb/include/apb/assign.svh
./rtl/apb/include/apb/typedef.svh
./rtl/apb/README.md
./rtl/apb_uart
./rtl/apb_uart/apb_uart.sv
./rtl/apb_uart/apb_uart_wrap.sv
./rtl/apb_uart/Bender.yml
./rtl/apb_uart/reg_uart_wrap.sv
./rtl/apb_uart/slib_clock_div.sv
./rtl/apb_uart/slib_counter.sv
./rtl/apb_uart/slib_edge_detect.sv
./rtl/apb_uart/slib_fifo.sv
./rtl/apb_uart/slib_input_filter.sv
./rtl/apb_uart/slib_input_sync.sv
./rtl/apb_uart/slib_mv_filter.sv
./rtl/apb_uart/uart_baudgen.sv
./rtl/apb_uart/uart_interrupt.sv
./rtl/apb_uart/uart_receiver.sv
./rtl/apb_uart/uart_transmitter.sv
./rtl/common_cells
./rtl/common_cells/addr_decode.sv
./rtl/common_cells/addr_decode_dync.sv
./rtl/common_cells/addr_decode_napot.sv
./rtl/common_cells/Bender.yml
./rtl/common_cells/binary_to_gray.sv
./rtl/common_cells/cb_filter.sv
./rtl/common_cells/cb_filter_pkg.sv
./rtl/common_cells/cc_onehot.sv
./rtl/common_cells/cdc_2phase.sv
./rtl/common_cells/cdc_2phase_clearable.sv
./rtl/common_cells/cdc_4phase.sv
./rtl/common_cells/cdc_fifo_2phase.sv
./rtl/common_cells/cdc_fifo_gray.sv
./rtl/common_cells/cdc_fifo_gray_clearable.sv
./rtl/common_cells/cdc_reset_ctrlr.sv
./rtl/common_cells/cdc_reset_ctrlr_pkg.sv
./rtl/common_cells/cf_math_pkg.sv
./rtl/common_cells/clk_int_div.sv
./rtl/common_cells/clk_int_div_static.sv
./rtl/common_cells/clk_mux_glitch_free.sv
./rtl/common_cells/counter.sv
./rtl/common_cells/credit_counter.sv
./rtl/common_cells/delta_counter.sv
./rtl/common_cells/ecc_decode.sv
./rtl/common_cells/ecc_encode.sv
./rtl/common_cells/ecc_pkg.sv
./rtl/common_cells/edge_detect.sv
./rtl/common_cells/edge_propagator.sv
./rtl/common_cells/edge_propagator_ack.sv
./rtl/common_cells/edge_propagator_rx.sv
./rtl/common_cells/edge_propagator_tx.sv
./rtl/common_cells/exp_backoff.sv
./rtl/common_cells/fall_through_register.sv
./rtl/common_cells/fifo_v3.sv
./rtl/common_cells/gray_to_binary.sv
./rtl/common_cells/id_queue.sv
./rtl/common_cells/include
./rtl/common_cells/include/common_cells
./rtl/common_cells/include/common_cells/assertions.svh
./rtl/common_cells/include/common_cells/registers.svh
./rtl/common_cells/isochronous_4phase_handshake.sv
./rtl/common_cells/isochronous_spill_register.sv
./rtl/common_cells/lfsr.sv
./rtl/common_cells/lfsr_16bit.sv
./rtl/common_cells/lfsr_8bit.sv
./rtl/common_cells/lossy_valid_to_stream.sv
./rtl/common_cells/lzc.sv
./rtl/common_cells/max_counter.sv
./rtl/common_cells/mem_to_banks.sv
./rtl/common_cells/mem_to_banks_detailed.sv
./rtl/common_cells/multiaddr_decode.sv
./rtl/common_cells/mv_filter.sv
./rtl/common_cells/onehot_to_bin.sv
./rtl/common_cells/passthrough_stream_fifo.sv
./rtl/common_cells/plru_tree.sv
./rtl/common_cells/popcount.sv
./rtl/common_cells/read.sv
./rtl/common_cells/README.md
./rtl/common_cells/rr_arb_tree.sv
./rtl/common_cells/rstgen.sv
./rtl/common_cells/rstgen_bypass.sv
./rtl/common_cells/serial_deglitch.sv
./rtl/common_cells/shift_reg.sv
./rtl/common_cells/shift_reg_gated.sv
./rtl/common_cells/spill_register.sv
./rtl/common_cells/spill_register_flushable.sv
./rtl/common_cells/stream_arbiter.sv
./rtl/common_cells/stream_arbiter_flushable.sv
./rtl/common_cells/stream_delay.sv
./rtl/common_cells/stream_demux.sv
./rtl/common_cells/stream_fifo.sv
./rtl/common_cells/stream_fifo_optimal_wrap.sv
./rtl/common_cells/stream_filter.sv
./rtl/common_cells/stream_fork.sv
./rtl/common_cells/stream_fork_dynamic.sv
./rtl/common_cells/stream_intf.sv
./rtl/common_cells/stream_join.sv
./rtl/common_cells/stream_join_dynamic.sv
./rtl/common_cells/stream_mux.sv
./rtl/common_cells/stream_omega_net.sv
./rtl/common_cells/stream_register.sv
./rtl/common_cells/stream_throttle.sv
./rtl/common_cells/stream_to_mem.sv
./rtl/common_cells/stream_xbar.sv
./rtl/common_cells/sub_per_hash.sv
./rtl/common_cells/sync.sv
./rtl/common_cells/sync_wedge.sv
./rtl/common_cells/unread.sv
./rtl/common_verification
./rtl/common_verification/Bender.yml
./rtl/common_verification/clk_rst_gen.sv
./rtl/core_wrap.sv
./rtl/croc_chip.sv
./rtl/croc_domain.sv
./rtl/croc_pkg.sv
./rtl/croc_soc.sv
./rtl/cve2
./rtl/cve2/Bender.yml
./rtl/cve2/blockdiagram.svg
./rtl/cve2/cve2_alu.sv
./rtl/cve2/cve2_branch_predict.sv
./rtl/cve2/cve2_compressed_decoder.sv
./rtl/cve2/cve2_controller.sv
./rtl/cve2/cve2_core.sv
./rtl/cve2/cve2_core_tracing.sv
./rtl/cve2/cve2_counter.sv
./rtl/cve2/cve2_csr.sv
./rtl/cve2/cve2_cs_registers.sv
./rtl/cve2/cve2_decoder.sv
./rtl/cve2/cve2_ex_block.sv
./rtl/cve2/cve2_fetch_fifo.sv
./rtl/cve2/cve2_id_stage.sv
./rtl/cve2/cve2_if_stage.sv
./rtl/cve2/cve2_load_store_unit.sv
./rtl/cve2/cve2_multdiv_fast.sv
./rtl/cve2/cve2_multdiv_slow.sv
./rtl/cve2/cve2_pkg.sv
./rtl/cve2/cve2_pmp.sv
./rtl/cve2/cve2_prefetch_buffer.sv
./rtl/cve2/cve2_register_file_ff.sv
./rtl/cve2/cve2_tracer.sv
./rtl/cve2/cve2_tracer_pkg.sv
./rtl/cve2/cve2_wb.sv
./rtl/cve2/include
./rtl/cve2/include/cve2
./rtl/cve2/include/cve2/cve2_pmp_reset_default.svh
./rtl/cve2/include/lowrisc_prim
./rtl/cve2/include/lowrisc_prim/prim_assert.svh
./rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh
./rtl/cve2/include/lowrisc_prim/prim_assert_sec_cm.svh
./rtl/cve2/include/lowrisc_prim/prim_assert_standard_macros.svh
./rtl/cve2/include/lowrisc_prim/prim_assert_yosys_macros.svh
./rtl/cve2/README.md
./rtl/gpio
./rtl/gpio/Bender.yml
./rtl/gpio/gpio.sv
./rtl/gpio/gpio_reg_pkg.sv
./rtl/gpio/gpio_reg_top.sv
./rtl/gpio/README.md
./rtl/obi
./rtl/obi/Bender.yml
./rtl/obi/include
./rtl/obi/include/obi
./rtl/obi/include/obi/assign.svh
./rtl/obi/include/obi/typedef.svh
./rtl/obi/obi_atop_resolver.sv
./rtl/obi/obi_cut.sv
./rtl/obi/obi_demux.sv
./rtl/obi/obi_err_sbr.sv
./rtl/obi/obi_intf.sv
./rtl/obi/obi_mux.sv
./rtl/obi/obi_pkg.sv
./rtl/obi/obi_rready_converter.sv
./rtl/obi/obi_sram_shim.sv
./rtl/obi/obi_xbar.sv
./rtl/obi/Readme.md
./rtl/patches
./rtl/patches/apb
./rtl/patches/apb/0001-adjust-Bender-source-paths.patch
./rtl/patches/apb_uart
./rtl/patches/apb_uart/0001-adjust-Bender-source-paths.patch
./rtl/patches/apb_uart/src
./rtl/patches/apb_uart/src/0001-Add-missing-parameter-keyword.patch
./rtl/patches/apb_uart/src/0002-Assign-missing-vector-bits.patch
./rtl/patches/common_cells
./rtl/patches/common_cells/0001-adjust-Bender-source-paths.patch
./rtl/patches/common_verification
./rtl/patches/common_verification/0001-adjust-Bender-source-paths.patch
./rtl/patches/cve2
./rtl/patches/cve2/0001-adjust-blockdiagram-path.patch
./rtl/patches/cve2/lowrisc_prim
./rtl/patches/cve2/lowrisc_prim/0001-remove-unused-files.patch
./rtl/patches/cve2/lowrisc_prim/0002-adjust-include-paths.patch
./rtl/patches/cve2/rtl
./rtl/patches/cve2/rtl/0001-change-prim_assert-path.patch
./rtl/patches/cve2/rtl/0002-remove-files-and-move-includes.patch
./rtl/patches/cve2/rtl/0003-remove-dv_fcov_signal-macros.patch
./rtl/patches/cve2/rtl/0004-remove-dv_fcov_macros-include.patch
./rtl/patches/cve2/rtl/0005-remove-dv_fcov_macros-include.patch
./rtl/patches/cve2/rtl/0006-add-multdiv-unused-signal-tieoff.patch
./rtl/patches/cve2/rtl/0007-add-bender-package-manifest.patch
./rtl/patches/obi
./rtl/patches/obi/0001-adjust-Bender-source-paths.patch
./rtl/patches/register_interface
./rtl/patches/register_interface/0001-adjust-Bender-source-paths-and-rm-axi.patch
./rtl/patches/riscv-dbg
./rtl/patches/riscv-dbg/0001-adjust-Bender-source-paths.patch
./rtl/patches/riscv-dbg/src
./rtl/patches/riscv-dbg/src/0001-Replace-deprecated-fifo_v2.patch
./rtl/patches/tech_cells_generic
./rtl/patches/tech_cells_generic/0001-adjust-Bender-source-paths.patch
./rtl/patches/timer_unit
./rtl/patches/timer_unit/0001-adjust-Bender-source-paths.patch
./rtl/patches/timer_unit/rtl
./rtl/patches/timer_unit/rtl/0001-add-README-with-register-description.patch
./rtl/register_interface
./rtl/register_interface/Bender.yml
./rtl/register_interface/include
./rtl/register_interface/include/register_interface
./rtl/register_interface/include/register_interface/assign.svh
./rtl/register_interface/include/register_interface/typedef.svh
./rtl/register_interface/lowrisc_opentitan
./rtl/register_interface/lowrisc_opentitan/prim_subreg.sv
./rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv
./rtl/register_interface/lowrisc_opentitan/prim_subreg_ext.sv
./rtl/register_interface/lowrisc_opentitan/prim_subreg_shadow.sv
./rtl/register_interface/periph_to_reg.sv
./rtl/register_interface/README.md
./rtl/register_interface/reg_intf.sv
./rtl/register_interface/reg_to_apb.sv
./rtl/riscv-dbg
./rtl/riscv-dbg/Bender.yml
./rtl/riscv-dbg/debug_rom
./rtl/riscv-dbg/debug_rom/debug_rom.sv
./rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv
./rtl/riscv-dbg/dmi_bscane_tap.sv
./rtl/riscv-dbg/dmi_cdc.sv
./rtl/riscv-dbg/dmi_intf.sv
./rtl/riscv-dbg/dmi_jtag.sv
./rtl/riscv-dbg/dmi_jtag_tap.sv
./rtl/riscv-dbg/dmi_test.sv
./rtl/riscv-dbg/dm_csrs.sv
./rtl/riscv-dbg/dm_mem.sv
./rtl/riscv-dbg/dm_obi_top.sv
./rtl/riscv-dbg/dm_pkg.sv
./rtl/riscv-dbg/dm_sba.sv
./rtl/riscv-dbg/dm_top.sv
./rtl/riscv-dbg/README.md
./rtl/riscv-dbg/tb
./rtl/riscv-dbg/tb/jtag_test_simple.sv
./rtl/soc_ctrl
./rtl/soc_ctrl/boot_addr.patch
./rtl/soc_ctrl/reg_html.css
./rtl/soc_ctrl/soc_ctrl.h
./rtl/soc_ctrl/soc_ctrl.html
./rtl/soc_ctrl/soc_ctrl_regs.hjson
./rtl/soc_ctrl/soc_ctrl_reg_pkg.sv
./rtl/soc_ctrl/soc_ctrl_reg_top.sv
./rtl/tb_croc_soc.sv
./rtl/tech_cells_generic
./rtl/tech_cells_generic/Bender.yml
./rtl/tech_cells_generic/fpga
./rtl/tech_cells_generic/fpga/helloworld.mem
./rtl/tech_cells_generic/fpga/pad_functional_xilinx.sv
./rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv
./rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv
./rtl/tech_cells_generic/README.md
./rtl/tech_cells_generic/tc_clk.sv
./rtl/tech_cells_generic/tc_sram.sv
./rtl/tech_cells_generic/tc_sram_impl.sv
./rtl/timer_unit
./rtl/timer_unit/apb_timer_unit.sv
./rtl/timer_unit/Bender.yml
./rtl/timer_unit/README.md
./rtl/timer_unit/timer_unit.pdf
./rtl/timer_unit/timer_unit.sv
./rtl/timer_unit/timer_unit_counter.sv
./rtl/timer_unit/timer_unit_counter_presc.sv
./rtl/user_domain
./rtl/user_domain/.gitkeep
./rtl/user_domain.sv
./rtl/user_pkg.sv
./start_linux.sh
./start_vnc.bat
./start_vnc.sh
./sw
./sw/bin
./sw/config.h
./sw/crt0.o
./sw/crt0.S
./sw/crt0.S.o
./sw/helloworld.c
./sw/helloworld.o
./sw/lib
./sw/lib/inc
./sw/lib/inc/gpio.h
./sw/lib/inc/print.h
./sw/lib/inc/soc_ctrl.h
./sw/lib/inc/timer.h
./sw/lib/inc/uart.h
./sw/lib/inc/util.h
./sw/lib/src
./sw/lib/src/gpio.c
./sw/lib/src/gpio.o
./sw/lib/src/print.c
./sw/lib/src/print.o
./sw/lib/src/timer.c
./sw/lib/src/timer.o
./sw/lib/src/uart.c
./sw/lib/src/uart.o
./sw/link.ld
./sw/Makefile
./verilator
./verilator/.gitignore
./verilator/tech.f
./vsim
./vsim/.gitignore
./vsim/compile_tech.tcl
./vsim/wave_rtl.do
./vsim/wave_yosys.do
./xilinx
./xilinx/.gitignore
./xilinx/add_sources.tcl
./xilinx/add_sources_aging.tcl
./xilinx/hw
./xilinx/hw/croc_xilinx.sv
./xilinx/hw/croc_xilinx_aging.sv
./xilinx/hw/croc_xilinx_backup.sv
./xilinx/hw/croc_xilinx_vio.sv
./xilinx/hw/fan_ctrl.sv
./xilinx/implement.sh
./xilinx/scripts
./xilinx/scripts/clk_wiz.tcl
./xilinx/scripts/common.tcl
./xilinx/scripts/impl_ip.tcl
./xilinx/scripts/impl_sys.tcl
./xilinx/scripts/openocd.genesys2.tcl
./xilinx/scripts/vio_0.tcl
./xilinx/src
./xilinx/src/genesys2.xdc
./yosys
./yosys/.gitignore
./yosys/scripts
./yosys/scripts/abc-opt.script
./yosys/scripts/filter_output.awk
./yosys/scripts/init_tech.tcl
./yosys/scripts/yosys_common.tcl
./yosys/scripts/yosys_synthesis.tcl
./yosys/src
./yosys/src/abc.constr
./yosys/src/lazy_man_synth_library.aig
./yosys/yosys.mk
