#Global Constraints
NET "CLK_100" 				TNM_NET = CLK_100;
TIMESPEC TS_CLK100 = 	PERIOD "CLK_100" 9.9 ns HIGH 50%;
INST "CLK_100"				IOSTANDARD = LVCMOS33;
INST "CLK_100"				LOC = "AH15";
INST "RESET"	 			IOSTANDARD = LVCMOS33;
INST "RESET"				LOC = "AJ6";
INST "GPIO_LED_0"	      LOC="H18";
INST "GPIO_LED_1"	      LOC="L18";

##################################
# BLOCK Level constraints
##################################
# EMAC0 Clocking
# EMAC0 TX Client Clock input from BUFG
NET "EthernetFIFO_if/TX_CLIENT_CLK_0" TNM_NET = "clk_client_tx0";
TIMEGRP  "Emac0_client_clk_tx0"     = "clk_client_tx0";
TIMESPEC "TS_Emac0_client_clk_tx0"  = PERIOD "Emac0_client_clk_tx0" 7700 ps HIGH 50 %;
# EMAC0 RX Client Clock input from BUFG
NET "EthernetFIFO_if/RX_CLIENT_CLK_0" TNM_NET = "clk_client_rx0";
TIMEGRP  "Emac0_client_clk_rx0"     = "clk_client_rx0";
TIMESPEC "TS_Emac0_client_clk_rx0"  = PERIOD "Emac0_client_clk_rx0" 7700 ps HIGH 50 %;
# EMAC0 TX PHY Clock input from BUFGRES
NET "EthernetFIFO_if/TX_PHY_CLK_0" TNM_NET    = "clk_phy_tx0";
TIMEGRP  "Emac0_phy_clk_tx0"        = "clk_phy_tx0";
TIMESPEC "TS_Emac0_phy_clk_tx0"     = PERIOD "Emac0_phy_clk_tx0" 7700 ps HIGH 50 %;
# EMAC0 RX PHY Clock
NET "PHY_RXCLK" TNM_NET   				= "phy_clk_rx0";
TIMEGRP  "Emac0_clk_phy_rx0"			= "phy_clk_rx0";
TIMESPEC "TS_Emac0_clk_phy_rx0"     = PERIOD "Emac0_clk_phy_rx0" 7700 ps HIGH 50 %;

# GMII Receiver Constraints:  place flip-flops in IOB
INST "*gmii0?RXD_TO_MAC*"    IOB = true;
INST "*gmii0?RX_DV_TO_MAC"   IOB = true;
INST "*gmii0?RX_ER_TO_MAC"   IOB = true;

INST "*gmii0?GMII_TXD*"      IOB = true;
INST "*gmii0?GMII_TX_EN"     IOB = true;
INST "*gmii0?GMII_TX_ER"     IOB = true;

# Set the IDELAY values on the data inputs.
# Please modify to suit your design.
INST "*gmii0?ideldv"  IDELAY_VALUE = 38;
INST "*gmii0?ideld0"  IDELAY_VALUE = 38;
INST "*gmii0?ideld1"  IDELAY_VALUE = 38;
INST "*gmii0?ideld2"  IDELAY_VALUE = 38;
INST "*gmii0?ideld3"  IDELAY_VALUE = 38;
INST "*gmii0?ideld4"  IDELAY_VALUE = 38;
INST "*gmii0?ideld5"  IDELAY_VALUE = 38;
INST "*gmii0?ideld6"  IDELAY_VALUE = 38;
INST "*gmii0?ideld7"  IDELAY_VALUE = 38;
INST "*gmii0?ideler"  IDELAY_VALUE = 38;

INST "*gmii_rxc0_delay" IDELAY_VALUE = 0;
INST "*gmii_rxc0_delay" SIGNAL_PATTERN = CLOCK;

# GMII Logic Standard Constraints
INST "PHY_TXD<?>"			IOSTANDARD = LVCMOS33;
INST "PHY_TXEN"			IOSTANDARD = LVCMOS33;
INST "PHY_TXER"			IOSTANDARD = LVCMOS33;

INST "PHY_RXD<?>"       IOSTANDARD = LVCMOS33;
INST "PHY_RXDV"     	   IOSTANDARD = LVCMOS33;
INST "PHY_RXER"      	IOSTANDARD = LVCMOS33;

INST "PHY_GTXCLK"     	IOSTANDARD = LVCMOS25;
INST "PHY_RXCLK"     	IOSTANDARD = LVCMOS25;
INST "PHY_TXCLK"      	IOSTANDARD = LVCMOS25;

INST "PHY_COL"				IOSTANDARD = LVCMOS33;
INST "PHY_CRS"				IOSTANDARD = LVCMOS33;
INST "PHY_RESET"			IOSTANDARD = LVCMOS25;

INST "PHY_RXD<0>"       LOC = "A33";
INST "PHY_RXD<1>"       LOC = "B33";
INST "PHY_RXD<2>"       LOC = "C33";
INST "PHY_RXD<3>"       LOC = "C32";
INST "PHY_RXD<4>"       LOC = "D32";
INST "PHY_RXD<5>"       LOC = "C34";
INST "PHY_RXD<6>"       LOC = "D34";
INST "PHY_RXD<7>"       LOC = "F33";
INST "PHY_RXDV"         LOC = "E32";
INST "PHY_RXER"         LOC = "E33";
INST "PHY_RXCLK"     	LOC = "H17"; 

INST "PHY_TXD<0>"       LOC = "AF11";
INST "PHY_TXD<1>"       LOC = "AE11";
INST "PHY_TXD<2>"       LOC = "AH9";
INST "PHY_TXD<3>"       LOC = "AH10";
INST "PHY_TXD<4>"       LOC = "AG8";
INST "PHY_TXD<5>"       LOC = "AH8";
INST "PHY_TXD<6>"       LOC = "AG10";
INST "PHY_TXD<7>"       LOC = "AG11";
INST "PHY_TXEN"         LOC = "AJ10";
INST "PHY_TXER"         LOC = "AJ9";
INST "PHY_GTXCLK"			LOC = "J16";
INST "PHY_TXCLK"			LOC = "K17"; 

INST "PHY_COL"				LOC = "B32";
INST "PHY_CRS"				LOC = "E34";
INST "PHY_RESET"			LOC = "J14";