{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642592615331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642592615332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 10M08DAF256C8G " "Selected device 10M08DAF256C8G for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642592615379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642592615414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642592615414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642592616315 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642592616323 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8GES " "Device 10M08DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C8G " "Device 10M04DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C8G " "Device 10M16DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C8G " "Device 10M25DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8GES " "Device 10M50DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8G " "Device 10M50DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C8G " "Device 10M40DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642592617041 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642592617041 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642592617057 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642592617057 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642592617061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642592617061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642592617061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642592617061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642592617065 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642592617129 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642592618294 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642592618299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642592618299 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642592618358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642592618358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642592618359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCL~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node SCL~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[1\] " "Destination node alu:ALU_C\|cycles\[1\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[31\] " "Destination node alu:ALU_C\|cycles\[31\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[29\] " "Destination node alu:ALU_C\|cycles\[29\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[28\] " "Destination node alu:ALU_C\|cycles\[28\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[27\] " "Destination node alu:ALU_C\|cycles\[27\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[26\] " "Destination node alu:ALU_C\|cycles\[26\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[25\] " "Destination node alu:ALU_C\|cycles\[25\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[24\] " "Destination node alu:ALU_C\|cycles\[24\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[23\] " "Destination node alu:ALU_C\|cycles\[23\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|cycles\[22\] " "Destination node alu:ALU_C\|cycles\[22\]" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642592618759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642592618759 ""}  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642592618759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:ALU_C\|Equal9~11  " "Automatically promoted node alu:ALU_C\|Equal9~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[43\]~2 " "Destination node alu:ALU_C\|INS\[43\]~2" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[42\]~6 " "Destination node alu:ALU_C\|INS\[42\]~6" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[40\]~10 " "Destination node alu:ALU_C\|INS\[40\]~10" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[47\]~14 " "Destination node alu:ALU_C\|INS\[47\]~14" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[46\]~18 " "Destination node alu:ALU_C\|INS\[46\]~18" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[44\]~22 " "Destination node alu:ALU_C\|INS\[44\]~22" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[41\]~26 " "Destination node alu:ALU_C\|INS\[41\]~26" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[35\]~30 " "Destination node alu:ALU_C\|INS\[35\]~30" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[34\]~34 " "Destination node alu:ALU_C\|INS\[34\]~34" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu:ALU_C\|INS\[45\]~38 " "Destination node alu:ALU_C\|INS\[45\]~38" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642592618761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642592618761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642592618761 ""}  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1287 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 8167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642592618761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642592619733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642592619736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642592619736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642592619740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642592619743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642592619747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642592619747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642592619748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642592620092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642592620094 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642592620094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642592620235 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642592620299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642592621294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642592622866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642592622910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642592637266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642592637266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642592638713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 2.2% " "5e+02 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1642592643608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642592646299 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642592646299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642592673096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642592673096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642592673100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.05 " "Total time spent on timing analysis during the Fitter is 9.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642592673445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642592673487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642592676682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642592676684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642592680334 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642592681629 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[0\] a permanently enabled " "Pin PINS\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[0\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[1\] a permanently enabled " "Pin PINS\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[1\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[2\] a permanently enabled " "Pin PINS\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[2\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[3\] a permanently enabled " "Pin PINS\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[3\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[4\] a permanently enabled " "Pin PINS\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[4\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[5\] a permanently enabled " "Pin PINS\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[5\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[6\] a permanently enabled " "Pin PINS\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[6\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[7\] a permanently enabled " "Pin PINS\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[7\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[8\] a permanently enabled " "Pin PINS\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[8\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[9\] a permanently enabled " "Pin PINS\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[9\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[10\] a permanently enabled " "Pin PINS\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[10\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[11\] a permanently enabled " "Pin PINS\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[11\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[12\] a permanently enabled " "Pin PINS\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[12\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[13\] a permanently enabled " "Pin PINS\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[13\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[14\] a permanently enabled " "Pin PINS\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[14\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[15\] a permanently enabled " "Pin PINS\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[15\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[16\] a permanently enabled " "Pin PINS\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[16\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[17\] a permanently enabled " "Pin PINS\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[17\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[18\] a permanently enabled " "Pin PINS\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[18\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[19\] a permanently enabled " "Pin PINS\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[19\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[20\] a permanently enabled " "Pin PINS\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[20\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[21\] a permanently enabled " "Pin PINS\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[21\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[22\] a permanently enabled " "Pin PINS\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[22\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642592681931 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1642592681931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/siedl/Desktop/FPGA-CPU/hw/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/siedl/Desktop/FPGA-CPU/hw/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642592682233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642592684347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 12:44:44 2022 " "Processing ended: Wed Jan 19 12:44:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642592684347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642592684347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642592684347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642592684347 ""}
