Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Aug 14 16:39:50 2025
| Host              : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file qft3_top_pipelined_timing_summary_routed.rpt -pb qft3_top_pipelined_timing_summary_routed.pb -rpx qft3_top_pipelined_timing_summary_routed.rpx -warn_on_violation
| Design            : qft3_top_pipelined
| Device            : xczu7eg-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.539        0.000                      0                13106        0.012        0.000                      0                13106        9.214        0.000                       0                  1506  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            10.583        0.000                      0                13104        0.012        0.000                      0                13104        9.214        0.000                       0                  1506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 10.539        0.000                      0                    2        0.254        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 f111_i_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f111_i[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.104ns (25.558%)  route 3.216ns (74.442%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.951ns (routing 1.370ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.951     4.062    clk_IBUF_BUFG
    SLICE_X66Y214        FDRE                                         r  f111_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y214        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.135     4.197 r  f111_i_reg_reg[3]/Q
                         net (fo=1, routed)           3.216     7.413    f111_i_OBUF[3]
    AJ24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.969     8.382 r  f111_i_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.382    f111_i[3]
    AJ24                                                              r  f111_i[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.736ns  (required time - arrival time)
  Source:                 f101_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f101_r[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.167ns (28.044%)  route 2.995ns (71.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.370ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.956     4.067    clk_IBUF_BUFG
    SLICE_X66Y206        FDRE                                         r  f101_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y206        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.133     4.200 r  f101_r_reg_reg[7]/Q
                         net (fo=1, routed)           2.995     7.195    f101_r_OBUF[7]
    AV11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.034     8.229 r  f101_r_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.229    f101_r[7]
    AV11                                                              r  f101_r[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 10.736    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 f010_r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f010_r[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.156ns (27.914%)  route 2.986ns (72.086%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.370ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.956     4.067    clk_IBUF_BUFG
    SLICE_X66Y206        FDRE                                         r  f010_r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y206        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     4.205 r  f010_r_reg_reg[1]/Q
                         net (fo=1, routed)           2.986     7.191    f010_r_OBUF[1]
    AR15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.018     8.209 r  f010_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.209    f010_r[1]
    AR15                                                              r  f010_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.797ns  (required time - arrival time)
  Source:                 f101_i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f101_i[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.173ns (28.588%)  route 2.931ns (71.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.370ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.953     4.064    clk_IBUF_BUFG
    SLICE_X66Y208        FDRE                                         r  f101_i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.133     4.197 r  f101_i_reg_reg[0]/Q
                         net (fo=1, routed)           2.931     7.128    f101_i_OBUF[0]
    AT12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.040     8.168 r  f101_i_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.168    f101_i[0]
    AT12                                                              r  f101_i[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 10.797    

Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 f101_i_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f101_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.182ns (29.031%)  route 2.890ns (70.969%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.957ns (routing 1.370ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.957     4.068    clk_IBUF_BUFG
    SLICE_X67Y209        FDRE                                         r  f101_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y209        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.135     4.203 r  f101_i_reg_reg[5]/Q
                         net (fo=1, routed)           2.890     7.093    f101_i_OBUF[5]
    AW12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.047     8.140 r  f101_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.140    f101_i[5]
    AW12                                                              r  f101_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             10.887ns  (required time - arrival time)
  Source:                 f111_i_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f111_i[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.116ns (27.827%)  route 2.895ns (72.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.370ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.956     4.067    clk_IBUF_BUFG
    SLICE_X66Y206        FDRE                                         r  f111_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.135     4.202 r  f111_i_reg_reg[6]/Q
                         net (fo=1, routed)           2.895     7.097    f111_i_OBUF[6]
    AJ25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.981     8.078 r  f111_i_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.078    f111_i[6]
    AJ25                                                              r  f111_i[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                 10.887    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 f010_r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f010_r[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.159ns (28.996%)  route 2.838ns (71.004%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.370ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.956     4.067    clk_IBUF_BUFG
    SLICE_X66Y206        FDRE                                         r  f010_r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y206        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.133     4.200 r  f010_r_reg_reg[3]/Q
                         net (fo=1, routed)           2.838     7.038    f010_r_OBUF[3]
    AR14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.026     8.064 r  f010_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.064    f010_r[3]
    AR14                                                              r  f010_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 10.901    

Slack (MET) :             10.932ns  (required time - arrival time)
  Source:                 f111_i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f111_i[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.102ns (27.752%)  route 2.869ns (72.248%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.951ns (routing 1.370ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.951     4.062    clk_IBUF_BUFG
    SLICE_X66Y214        FDRE                                         r  f111_i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y214        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.133     4.195 r  f111_i_reg_reg[1]/Q
                         net (fo=1, routed)           2.869     7.064    f111_i_OBUF[1]
    AK23                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.969     8.033 r  f111_i_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.033    f111_i[1]
    AK23                                                              r  f111_i[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 10.932    

Slack (MET) :             10.970ns  (required time - arrival time)
  Source:                 f000_r_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f000_r[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.133ns (28.845%)  route 2.794ns (71.155%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.957ns (routing 1.370ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.957     4.068    clk_IBUF_BUFG
    SLICE_X67Y209        FDRE                                         r  f000_r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.133     4.201 r  f000_r_reg_reg[5]/Q
                         net (fo=1, routed)           2.794     6.995    f000_r_OBUF[5]
    AM16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.000     7.994 r  f000_r_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.994    f000_r[5]
    AM16                                                              r  f000_r[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 10.970    

Slack (MET) :             11.095ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f000_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.114ns (29.202%)  route 2.700ns (70.798%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.945ns (routing 1.370ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.945     4.056    clk_IBUF_BUFG
    SLICE_X66Y214        FDRE                                         r  f000_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y214        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.135     4.191 r  f000_i_reg_reg[5]/Q
                         net (fo=1, routed)           2.700     6.891    f000_i_OBUF[5]
    AJ16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.979     7.869 r  f000_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.869    f000_i[5]
    AJ16                                                              r  f000_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 11.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i000_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h_q2_p0/mult_add_i_s5_reg/DSP_PREADD_DATA_INST/DIN[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.550ns (13.726%)  route 3.460ns (86.274%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 3.080ns (routing 1.370ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    B15                                               0.000     0.000 r  i000_i[0] (IN)
                         net (fo=0)                   0.000     0.000    i000_i_IBUF[0]_inst/I
    B15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.550     0.550 r  i000_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.550    i000_i_IBUF[0]_inst/OUT
    B15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.550 r  i000_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.460     4.010    h_q2_p0/mult_add_i_s5_reg/D[0]
    DSP48E2_X7Y128       DSP_PREADD_DATA                              r  h_q2_p0/mult_add_i_s5_reg/DSP_PREADD_DATA_INST/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.080     4.190    h_q2_p0/mult_add_i_s5_reg/CLK
    DSP48E2_X7Y128       DSP_PREADD_DATA                              r  h_q2_p0/mult_add_i_s5_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     4.190    
    DSP48E2_X7Y128       DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_DIN[0])
                                                     -0.192     3.998    h_q2_p0/mult_add_i_s5_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.998    
                         arrival time                           4.010    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i000_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h_q2_p0/mult_sub_i_s5_reg/DSP_PREADD_DATA_INST/DIN[2]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.556ns (13.827%)  route 3.467ns (86.173%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 3.077ns (routing 1.370ns, distribution 1.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    B13                                               0.000     0.000 r  i000_i[2] (IN)
                         net (fo=0)                   0.000     0.000    i000_i_IBUF[2]_inst/I
    B13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.556     0.556 r  i000_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.556    i000_i_IBUF[2]_inst/OUT
    B13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.556 r  i000_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.467     4.024    h_q2_p0/mult_sub_i_s5_reg/D[2]
    DSP48E2_X7Y129       DSP_PREADD_DATA                              r  h_q2_p0/mult_sub_i_s5_reg/DSP_PREADD_DATA_INST/DIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.077     4.187    h_q2_p0/mult_sub_i_s5_reg/CLK
    DSP48E2_X7Y129       DSP_PREADD_DATA                              r  h_q2_p0/mult_sub_i_s5_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     4.187    
    DSP48E2_X7Y129       DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_DIN[2])
                                                     -0.177     4.010    h_q2_p0/mult_sub_i_s5_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -4.010    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i000_r[3]
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h_q2_p0/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/DIN[3]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.542ns (13.414%)  route 3.498ns (86.586%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 3.088ns (routing 1.370ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    E13                                               0.000     0.000 r  i000_r[3] (IN)
                         net (fo=0)                   0.000     0.000    i000_r_IBUF[3]_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.542     0.542 r  i000_r_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.542    i000_r_IBUF[3]_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.542 r  i000_r_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.498     4.040    h_q2_p0/mult_sub_r_s5_reg/D[3]
    DSP48E2_X7Y125       DSP_PREADD_DATA                              r  h_q2_p0/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.088     4.198    h_q2_p0/mult_sub_r_s5_reg/CLK
    DSP48E2_X7Y125       DSP_PREADD_DATA                              r  h_q2_p0/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     4.198    
    DSP48E2_X7Y125       DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_DIN[3])
                                                     -0.176     4.022    h_q2_p0/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -4.022    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i010_r[4]
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h_q2_p2/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/DIN[4]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.542ns (13.481%)  route 3.476ns (86.519%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 3.049ns (routing 1.370ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    K12                                               0.000     0.000 r  i010_r[4] (IN)
                         net (fo=0)                   0.000     0.000    i010_r_IBUF[4]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.542     0.542 r  i010_r_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.542    i010_r_IBUF[4]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.542 r  i010_r_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.476     4.018    h_q2_p2/mult_sub_r_s5_reg/D[4]
    DSP48E2_X9Y99        DSP_PREADD_DATA                              r  h_q2_p2/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.049     4.159    h_q2_p2/mult_sub_r_s5_reg/CLK
    DSP48E2_X9Y99        DSP_PREADD_DATA                              r  h_q2_p2/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     4.159    
    DSP48E2_X9Y99        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_DIN[4])
                                                     -0.164     3.995    h_q2_p2/mult_sub_r_s5_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 s4_passthru_s5_i_reg[0][6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s4_passthru_s5_i_reg[0][7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.269%)  route 0.161ns (55.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      2.694ns (routing 1.253ns, distribution 1.441ns)
  Clock Net Delay (Destination): 3.026ns (routing 1.370ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.694     3.430    clk_IBUF_BUFG
    SLICE_X70Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y240        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.128     3.558 r  s4_passthru_s5_i_reg[0][6][0]/Q
                         net (fo=2, routed)           0.161     3.719    s4_passthru_s5_i_reg[0][6][0]
    SLICE_X71Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.026     4.137    clk_IBUF_BUFG
    SLICE_X71Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][7][0]/C
                         clock pessimism             -0.564     3.572    
    SLICE_X71Y240        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.116     3.688    s4_passthru_s5_i_reg[0][7][0]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i000_r[3]
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h_q2_p0/mult_add_r_s5_reg/DSP_PREADD_DATA_INST/DIN[3]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.542ns (13.364%)  route 3.514ns (86.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 3.090ns (routing 1.370ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    E13                                               0.000     0.000 r  i000_r[3] (IN)
                         net (fo=0)                   0.000     0.000    i000_r_IBUF[3]_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.542     0.542 r  i000_r_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.542    i000_r_IBUF[3]_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.542 r  i000_r_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.514     4.056    h_q2_p0/mult_add_r_s5_reg/D[3]
    DSP48E2_X7Y124       DSP_PREADD_DATA                              r  h_q2_p0/mult_add_r_s5_reg/DSP_PREADD_DATA_INST/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.090     4.200    h_q2_p0/mult_add_r_s5_reg/CLK
    DSP48E2_X7Y124       DSP_PREADD_DATA                              r  h_q2_p0/mult_add_r_s5_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     4.200    
    DSP48E2_X7Y124       DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_DIN[3])
                                                     -0.176     4.024    h_q2_p0/mult_add_r_s5_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -4.024    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 s4_passthru_s5_i_reg[1][6][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s4_passthru_s5_i_reg[1][7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.131ns (49.408%)  route 0.134ns (50.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      2.706ns (routing 1.253ns, distribution 1.453ns)
  Clock Net Delay (Destination): 3.011ns (routing 1.370ns, distribution 1.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.706     3.442    clk_IBUF_BUFG
    SLICE_X73Y241        FDRE                                         r  s4_passthru_s5_i_reg[1][6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.131     3.573 r  s4_passthru_s5_i_reg[1][6][7]/Q
                         net (fo=24, routed)          0.134     3.707    s4_passthru_s5_i_reg[1][6][7]
    SLICE_X72Y241        FDRE                                         r  s4_passthru_s5_i_reg[1][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.011     4.122    clk_IBUF_BUFG
    SLICE_X72Y241        FDRE                                         r  s4_passthru_s5_i_reg[1][7][7]/C
                         clock pessimism             -0.564     3.557    
    SLICE_X72Y241        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.116     3.673    s4_passthru_s5_i_reg[1][7][7]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 s4_passthru_s5_i_reg[1][6][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s4_passthru_s5_i_reg[1][7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.132ns (46.873%)  route 0.150ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      2.706ns (routing 1.253ns, distribution 1.453ns)
  Clock Net Delay (Destination): 3.026ns (routing 1.370ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.706     3.442    clk_IBUF_BUFG
    SLICE_X73Y241        FDRE                                         r  s4_passthru_s5_i_reg[1][6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.132     3.574 r  s4_passthru_s5_i_reg[1][6][5]/Q
                         net (fo=2, routed)           0.150     3.724    s4_passthru_s5_i_reg[1][6][5]
    SLICE_X72Y240        FDRE                                         r  s4_passthru_s5_i_reg[1][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.026     4.137    clk_IBUF_BUFG
    SLICE_X72Y240        FDRE                                         r  s4_passthru_s5_i_reg[1][7][5]/C
                         clock pessimism             -0.564     3.572    
    SLICE_X72Y240        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.116     3.688    s4_passthru_s5_i_reg[1][7][5]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 s4_passthru_s5_i_reg[0][6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s4_passthru_s5_i_reg[0][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.130ns (43.458%)  route 0.169ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      2.694ns (routing 1.253ns, distribution 1.441ns)
  Clock Net Delay (Destination): 3.026ns (routing 1.370ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.694     3.430    clk_IBUF_BUFG
    SLICE_X70Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y240        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.130     3.560 r  s4_passthru_s5_i_reg[0][6][3]/Q
                         net (fo=2, routed)           0.169     3.729    s4_passthru_s5_i_reg[0][6][3]
    SLICE_X71Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.026     4.137    clk_IBUF_BUFG
    SLICE_X71Y240        FDRE                                         r  s4_passthru_s5_i_reg[0][7][3]/C
                         clock pessimism             -0.564     3.572    
    SLICE_X71Y240        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.117     3.689    s4_passthru_s5_i_reg[0][7][3]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 s4_passthru_s5_i_reg[1][6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s4_passthru_s5_i_reg[1][7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.129ns (44.615%)  route 0.160ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      2.706ns (routing 1.253ns, distribution 1.453ns)
  Clock Net Delay (Destination): 3.026ns (routing 1.370ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.706     3.442    clk_IBUF_BUFG
    SLICE_X73Y241        FDRE                                         r  s4_passthru_s5_i_reg[1][6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.129     3.571 r  s4_passthru_s5_i_reg[1][6][4]/Q
                         net (fo=2, routed)           0.160     3.731    s4_passthru_s5_i_reg[1][6][4]
    SLICE_X72Y240        FDRE                                         r  s4_passthru_s5_i_reg[1][7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.579     0.579 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.063    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.110 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        3.026     4.137    clk_IBUF_BUFG
    SLICE_X72Y240        FDRE                                         r  s4_passthru_s5_i_reg[1][7][4]/C
                         clock pessimism             -0.564     3.572    
    SLICE_X72Y240        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.117     3.689    s4_passthru_s5_i_reg[1][7][4]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][2]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][3]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][4]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][5]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][6]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][7]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y265  s1_passthru_s2_r_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         20.000      18.428     SLICE_X70Y268  s1_passthru_s2_r_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][2]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][2]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][3]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][3]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][4]_srl8___s1_passthru_s2_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][4]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y279  s1_passthru_s2_i_reg[5][6][0]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][1]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][2]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][2]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][3]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y275  s1_passthru_s2_i_reg[5][6][3]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][4]_srl8___s1_passthru_s2_r_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         10.000      9.214      SLICE_X70Y283  s1_passthru_s2_i_reg[5][6][4]_srl8___s1_passthru_s2_r_reg_r_5/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.539ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_sync_reg1_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.537ns (6.910%)  route 7.237ns (93.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 23.443 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.707ns (routing 1.253ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    J20                                               0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    J20                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.537     5.537 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.537    rst_n_IBUF_inst/OUT
    J20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.537 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           7.237    12.774    rst_n_IBUF
    SLICE_X66Y336        FDCE                                         f  rst_sync_reg1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    F23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312    20.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    20.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    20.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.707    23.443    clk_IBUF_BUFG
    SLICE_X66Y336        FDCE                                         r  rst_sync_reg1_reg/C
                         clock pessimism              0.000    23.443    
                         clock uncertainty           -0.035    23.408    
    SLICE_X66Y336        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.095    23.313    rst_sync_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.313    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 10.539    

Slack (MET) :             10.539ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_sync_reg2_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.537ns (6.910%)  route 7.237ns (93.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 23.443 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.707ns (routing 1.253ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    J20                                               0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    J20                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.537     5.537 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.537    rst_n_IBUF_inst/OUT
    J20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.537 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           7.237    12.774    rst_n_IBUF
    SLICE_X66Y336        FDCE                                         f  rst_sync_reg2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    F23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312    20.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.312    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    20.696    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    20.736 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        2.707    23.443    clk_IBUF_BUFG
    SLICE_X66Y336        FDCE                                         r  rst_sync_reg2_reg/C
                         clock pessimism              0.000    23.443    
                         clock uncertainty           -0.035    23.408    
    SLICE_X66Y336        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.095    23.313    rst_sync_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.313    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 10.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_sync_reg1_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.145ns (5.589%)  route 2.454ns (94.411%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.659ns (routing 0.762ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    J20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    J20                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.145     0.145 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    rst_n_IBUF_inst/OUT
    J20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.145 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.454     2.599    rst_n_IBUF
    SLICE_X66Y336        FDCE                                         f  rst_sync_reg1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.678    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        1.659     2.363    clk_IBUF_BUFG
    SLICE_X66Y336        FDCE                                         r  rst_sync_reg1_reg/C
                         clock pessimism              0.000     2.363    
    SLICE_X66Y336        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.345    rst_sync_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_sync_reg2_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.145ns (5.589%)  route 2.454ns (94.411%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.659ns (routing 0.762ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    J20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    J20                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.145     0.145 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    rst_n_IBUF_inst/OUT
    J20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.145 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.454     2.599    rst_n_IBUF
    SLICE_X66Y336        FDCE                                         f  rst_sync_reg2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.678    clk_IBUF
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=1715, routed)        1.659     2.363    clk_IBUF_BUFG
    SLICE_X66Y336        FDCE                                         r  rst_sync_reg2_reg/C
                         clock pessimism              0.000     2.363    
    SLICE_X66Y336        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.345    rst_sync_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.254    





