

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Aug  4 14:57:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.806|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4561|  19741|  4561|  19741|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1         |  4560|  19740| 380 ~ 1645 |          -|          -|      12|    no    |
        | + Loop 1.1      |    56|     56|           7|          -|          -|       8|    no    |
        | + Loop 1.2      |   320|    320|          40|          -|          -|       8|    no    |
        | + Loop 1.3      |     0|   1265|         115|          -|          -| 0 ~ 11 |    no    |
        |  ++ Loop 1.3.1  |    56|     56|           7|          -|          -|       8|    no    |
        |  ++ Loop 1.3.2  |    56|     56|           7|          -|          -|       8|    no    |
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    424|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      9|     928|    425|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    443|    -|
|Register         |        -|      -|     532|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1460|   1292|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_mul_32s_32s_32_3_1_U1          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U3          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U4          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U2  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      9|  928|  425|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln1371_fu_403_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln17_fu_345_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln215_1_fu_495_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_2_fu_563_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_486_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_438_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln321_fu_296_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln46_fu_553_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_fu_510_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_371_p2          |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_454_p2          |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_521_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_313_p2            |     +    |      0|  0|  13|           4|           1|
    |j_V_fu_418_p2          |     +    |      0|  0|  13|           4|           1|
    |k_fu_252_p2            |     +    |      0|  0|  13|           4|           1|
    |nrm_V_fu_360_p2        |     +    |      0|  0|  39|          32|          32|
    |A_V_d0                 |     -    |      0|  0|  39|          32|          32|
    |sub_ln1371_fu_397_p2   |     -    |      0|  0|   8|           8|           8|
    |sub_ln17_fu_339_p2     |     -    |      0|  0|   8|           8|           8|
    |sub_ln215_fu_480_p2    |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_fu_290_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln46_fu_547_p2     |     -    |      0|  0|  15|           8|           8|
    |icmp_ln10_fu_246_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_307_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln23_fu_365_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln35_fu_448_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln43_fu_515_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln887_fu_424_p2   |   icmp   |      0|  0|   9|           4|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 424|         251|         237|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |A_V_address0         |   27|          5|    7|         35|
    |Q_V_address0         |   21|          4|    7|         28|
    |R_V_address0         |   15|          3|    8|         24|
    |R_V_d0               |   15|          3|   32|         96|
    |R_V_load_1_reg_199   |    9|          2|   32|         64|
    |ap_NS_fsm            |  293|         65|    1|         65|
    |i1_0_reg_178         |    9|          2|    4|          8|
    |i2_0_reg_212         |    9|          2|    4|          8|
    |i3_0_reg_223         |    9|          2|    4|          8|
    |i_0_reg_167          |    9|          2|    4|          8|
    |input_fxp_V_reg_154  |    9|          2|   32|         64|
    |op_assign_reg_142    |    9|          2|    4|          8|
    |p_0223_0_in_reg_189  |    9|          2|    4|          8|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  443|         96|  143|        424|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_V_addr_3_reg_727    |   7|   0|    7|          0|
    |R_V_addr_1_reg_680    |   8|   0|    8|          0|
    |R_V_addr_reg_605      |   8|   0|    8|          0|
    |R_V_load_1_reg_199    |  32|   0|   32|          0|
    |add_ln1371_reg_646    |   8|   0|    8|          0|
    |add_ln17_reg_618      |   8|   0|    8|          0|
    |add_ln215_2_reg_732   |   8|   0|    8|          0|
    |ap_CS_fsm             |  64|   0|   64|          0|
    |i1_0_reg_178          |   4|   0|    4|          0|
    |i2_0_reg_212          |   4|   0|    4|          0|
    |i3_0_reg_223          |   4|   0|    4|          0|
    |i_0_reg_167           |   4|   0|    4|          0|
    |i_1_reg_641           |   4|   0|    4|          0|
    |i_2_reg_688           |   4|   0|    4|          0|
    |i_3_reg_722           |   4|   0|    4|          0|
    |i_reg_613             |   4|   0|    4|          0|
    |input_fxp_V_reg_154   |  32|   0|   32|          0|
    |j_V_reg_666           |   4|   0|    4|          0|
    |k_reg_587             |   4|   0|    4|          0|
    |mul_ln209_reg_628     |  32|   0|   32|          0|
    |mul_ln214_reg_742     |  32|   0|   32|          0|
    |op_assign_reg_142     |   4|   0|    4|          0|
    |p_0223_0_in_reg_189   |   4|   0|    4|          0|
    |reg_234               |  32|   0|   32|          0|
    |reg_238               |  32|   0|   32|          0|
    |reg_242               |  32|   0|   32|          0|
    |ret_V_reg_661         |  32|   0|   32|          0|
    |sext_ln1371_reg_651   |  64|   0|   64|          0|
    |sub_ln215_reg_693     |   6|   0|    8|          2|
    |sub_ln321_reg_600     |   7|   0|    9|          2|
    |v_V_reg_709           |  32|   0|   32|          0|
    |zext_ln321_4_reg_674  |   4|   0|    8|          4|
    |zext_ln321_reg_592    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 532|   0|  544|         12|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_V_address0           | out |    7|  ap_memory |      A_V     |     array    |
|A_V_ce0                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_we0                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_d0                 | out |   32|  ap_memory |      A_V     |     array    |
|A_V_q0                 |  in |   32|  ap_memory |      A_V     |     array    |
|R_V_address0           | out |    8|  ap_memory |      R_V     |     array    |
|R_V_ce0                | out |    1|  ap_memory |      R_V     |     array    |
|R_V_we0                | out |    1|  ap_memory |      R_V     |     array    |
|R_V_d0                 | out |   32|  ap_memory |      R_V     |     array    |
|R_V_q0                 |  in |   32|  ap_memory |      R_V     |     array    |
|Q_V_address0           | out |    7|  ap_memory |      Q_V     |     array    |
|Q_V_ce0                | out |    1|  ap_memory |      Q_V     |     array    |
|Q_V_we0                | out |    1|  ap_memory |      Q_V     |     array    |
|Q_V_d0                 | out |   32|  ap_memory |      Q_V     |     array    |
|Q_V_q0                 |  in |   32|  ap_memory |      Q_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

