<def f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='31' ll='41'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='69' c='_ZNK4llvm12AVRInstrInfo9getBrCondENS_5AVRCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='70' c='_ZNK4llvm12AVRInstrInfo20getCondFromBranchOpcEj'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='71' c='_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='71' c='_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE'/>
<doc f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='28'>/// AVR specific condition codes.
/// These correspond to `AVR_*_COND` in `AVRInstrInfo.td`.
/// They must be kept in synch.</doc>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='451' c='_ZN4llvmL12intCCToAVRCCENS_3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1681' c='_ZNK4llvm17AVRTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1681' c='_ZNK4llvm17AVRTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='194' c='_ZNK4llvm12AVRInstrInfo9getBrCondENS_5AVRCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='217' c='_ZNK4llvm12AVRInstrInfo20getCondFromBranchOpcEj'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='240' c='_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='240' c='_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='324' c='_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='386' c='_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='386' c='_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='421' c='_ZNK4llvm12AVRInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='421' c='_ZNK4llvm12AVRInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='470' c='_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='470' c='_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
