Synthesizing design: ahb_master.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg131/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { ahb_master.sv}
Running PRESTO HDLC
Compiling source file ./source/ahb_master.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate ahb_master -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred tri-state devices in process
	in routine ahb_master line 71 in file
		'./source/ahb_master.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|  HWRITE_tri   | Tri-State Buffer |   1   | N  |
|   HADDR_tri   | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ahb_master'.
Information: Building the design 'controller_ahb'. (HDL-193)

Statistics for case statements in always block at line 41 in file
	'./source/controller_ahb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controller_ahb line 33 in file
		'./source/controller_ahb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'address_update_w'. (HDL-193)

Inferred memory devices in process
	in routine address_update_w line 22 in file
		'./source/address_update_w.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    offset_w_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_w'. (HDL-193)

Inferred memory devices in process
	in routine fifo_w line 19 in file
		'./source/fifo_w.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     HWDATA_reg      | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_w line 27 in file
		'./source/fifo_w.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_HWDATA_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/fifo_w.sv:27: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'address_update_r'. (HDL-193)

Inferred memory devices in process
	in routine address_update_r line 49 in file
		'./source/address_update_r.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    row_count_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    offset_r_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ./source/address_update_r.sv:30: Netlist for always_comb block is empty. (ELAB-982)
Presto compilation completed successfully.
Information: Building the design 'get_address_r'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_r'. (HDL-193)
Warning:  ./source/fifo_r.sv:32: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine fifo_r line 21 in file
		'./source/fifo_r.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    array_out_reg    | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'address_update_r' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS32 line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    count_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS32 line 31 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 3 instances of design 'flex_counter_NUM_CNT_BITS32'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 147 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_counter_NUM_CNT_BITS32_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS32_0'. (DDB-72)
  Processing 'fifo_r'
  Processing 'get_address_r'
  Processing 'address_update_r'
Information: Added key list 'DesignWare' to design 'address_update_r'. (DDB-72)
  Processing 'fifo_w'
  Processing 'address_update_w'
Information: Added key list 'DesignWare' to design 'address_update_w'. (DDB-72)
  Processing 'controller_ahb'
  Processing 'ahb_master'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_master' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS32_0_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS32_0_DW01_inc_0'
  Processing 'get_address_r_DW01_add_0'
  Mapping 'get_address_r_DW_mult_uns_0'
  Processing 'flex_counter_NUM_CNT_BITS32_1_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS32_1_DW01_inc_0'
  Processing 'address_update_r_DW01_add_0'
  Processing 'address_update_r_DW01_cmp2_0'
  Processing 'address_update_r_DW01_add_1'
  Processing 'address_update_r_DW01_inc_0'
  Mapping 'address_update_r_DW_mult_uns_0'
  Processing 'address_update_r_DW01_add_2'
  Processing 'address_update_r_DW01_cmp2_1'
  Processing 'address_update_r_DW01_add_3'
  Processing 'address_update_r_DW01_sub_0'
  Mapping 'address_update_r_DW_mult_uns_1'
  Processing 'address_update_r_DW01_sub_1'
  Processing 'address_update_r_DW01_sub_2'
  Processing 'flex_counter_NUM_CNT_BITS32_2_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS32_2_DW01_inc_0'
  Processing 'address_update_w_DW01_add_0'
  Processing 'address_update_w_DW01_add_1'
  Processing 'address_update_w_DW01_sub_0'
  Mapping 'address_update_w_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'flex_counter_NUM_CNT_BITS32_1'
  Mapping 'flex_counter_NUM_CNT_BITS32_1'
  Structuring 'flex_counter_NUM_CNT_BITS32_0'
  Mapping 'flex_counter_NUM_CNT_BITS32_0'
  Structuring 'flex_counter_NUM_CNT_BITS32_2'
  Mapping 'flex_counter_NUM_CNT_BITS32_2'
  Structuring 'fifo_r'
  Mapping 'fifo_r'
  Structuring 'address_update_r'
  Mapping 'address_update_r'
  Structuring 'fifo_w'
  Mapping 'fifo_w'
  Structuring 'address_update_w'
  Mapping 'address_update_w'
  Structuring 'controller_ahb'
  Mapping 'controller_ahb'
  Structuring 'ahb_master'
  Mapping 'ahb_master'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2859606.0      0.00       0.0      16.2                          
    0:00:06 2859606.0      0.00       0.0      16.2                          
    0:00:06 2859606.0      0.00       0.0      16.2                          
    0:00:06 2859606.0      0.00       0.0      16.2                          
    0:00:06 2859606.0      0.00       0.0      16.2                          
    0:00:06 2595942.0      0.00       0.0      13.8                          
    0:00:06 2595942.0      0.00       0.0      13.8                          
    0:00:06 2595942.0      0.00       0.0      13.8                          
    0:00:06 2595942.0      0.00       0.0      13.8                          
    0:00:06 2595942.0      0.00       0.0      13.8                          
    0:00:06 2596869.0      0.00       0.0       8.4                          
    0:00:06 2598048.0      0.00       0.0       6.3                          
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2598462.0      0.00       0.0       5.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2598462.0      0.00       0.0       5.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2598462.0      0.00       0.0       5.6                          
    0:00:06 2599614.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2599614.0      0.00       0.0       0.0                          
    0:00:06 2599614.0      0.00       0.0       0.0                          
    0:00:07 2586150.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
    0:00:07 2583342.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/ahb_master.rep
report_area >> reports/ahb_master.rep
report_power -hier >> reports/ahb_master.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/ahb_master.v"
Writing verilog file '/home/ecegrid/a/mg131/ece337/test/mapped/ahb_master.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 32 nets to module address_update_r using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module get_address_r using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue Apr 25 18:54:19 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    213
    Unconnected ports (LINT-28)                                   211
    Feedthrough (LINT-29)                                           1
    Constant outputs (LINT-52)                                      1

Cells                                                             189
    Connected to power or ground (LINT-32)                        173
    Nets connected to multiple pins on same cell (LINT-33)         16
--------------------------------------------------------------------------------

Warning: In design 'controller_ahb', port 'transfer_addr_complete_r' is not connected to any nets. (LINT-28)
Warning: In design 'controller_ahb', port 'transfer_addr_complete_w' is not connected to any nets. (LINT-28)
Warning: In design 'controller_ahb', port 'transfer_data_complete_w' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[15]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[14]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[13]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[12]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[11]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[10]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[9]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[8]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[7]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[6]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[5]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[4]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[3]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[2]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[1]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r', port 'width[0]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_0', port 'LEQ' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_0', port 'GE_GT' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_1', port 'LEQ' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_cmp2_1', port 'GE_GT' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[31]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[30]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[29]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[28]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[27]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[26]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[25]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[24]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[23]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[22]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[21]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[20]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[19]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[18]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'b[17]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[47]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[46]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[45]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[44]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[43]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[42]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[41]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[40]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[39]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[38]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[37]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[36]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[35]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[34]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[33]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_2', port 'product[32]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[31]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[30]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[29]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[28]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[27]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[26]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[25]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[24]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[23]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[22]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[21]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[20]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[19]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[18]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'b[17]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[47]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[46]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[45]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[44]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[43]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[42]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[41]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[40]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[39]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[38]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[37]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[36]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[35]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[34]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[33]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_r_DW_mult_uns_3', port 'product[32]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[47]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[46]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[45]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[44]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[43]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[42]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[41]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[40]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[39]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[38]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[37]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[36]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[35]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[34]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[33]' is not connected to any nets. (LINT-28)
Warning: In design 'get_address_r_DW_mult_uns_1', port 'product[32]' is not connected to any nets. (LINT-28)
Warning: In design 'address_update_w_DW01_sub_0', input port 'A[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'ahb_master', a pin on submodule 'AHB_CONTROLLER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'transfer_addr_complete_w' is connected to logic 0. 
Warning: In design 'ahb_master', a pin on submodule 'AHB_CONTROLLER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'transfer_data_complete_w' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r347' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'r330' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'address_update_w', a pin on submodule 'sub_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'COLUMN_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'r403' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'gte_83' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'LEQ' is connected to logic 1. 
Warning: In design 'address_update_r', a pin on submodule 'gte_83' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'add_83' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'add_81' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'gte_69' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'LEQ' is connected to logic 1. 
Warning: In design 'address_update_r', a pin on submodule 'gte_69' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'address_update_r', a pin on submodule 'add_69' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[31]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[30]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[29]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[28]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[27]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[26]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[25]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[24]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[23]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[22]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[21]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[20]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[19]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[18]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[17]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[16]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[15]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[14]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[13]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[12]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[11]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[10]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[9]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'get_address_r', a pin on submodule 'ROW_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'get_address_r', a pin on submodule 'add_35' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[31]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[30]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[29]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[28]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[27]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[26]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[25]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[24]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[23]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[22]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[21]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[20]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[19]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[18]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[17]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[16]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[15]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[14]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[13]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[12]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[11]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[10]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[9]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'fifo_r', a pin on submodule 'SHIFT_COUNTER_READ' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'address_update_w', the same net is connected to more than one pin on submodule 'r347'. (LINT-33)
   Net 'n2' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'address_update_w', the same net is connected to more than one pin on submodule 'sub_32'. (LINT-33)
   Net 'n8' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'COLUMN_COUNTER'. (LINT-33)
   Net 'n12' is connected to pins 'rollover_val[31]', 'rollover_val[30]'', 'rollover_val[28]', 'rollover_val[26]', 'rollover_val[24]', 'rollover_val[22]', 'rollover_val[19]', 'rollover_val[17]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'COLUMN_COUNTER'. (LINT-33)
   Net 'n13' is connected to pins 'rollover_val[29]', 'rollover_val[27]'', 'rollover_val[21]', 'rollover_val[18]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'COLUMN_COUNTER'. (LINT-33)
   Net 'n14' is connected to pins 'rollover_val[25]', 'rollover_val[23]'', 'rollover_val[20]', 'rollover_val[16]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'r403'. (LINT-33)
   Net 'n2' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[1]', 'CI'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'add_83'. (LINT-33)
   Net 'n13' is connected to pins 'B[31]', 'B[29]'', 'B[27]', 'B[25]', 'B[23]', 'B[21]', 'B[19]', 'B[17]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'add_83'. (LINT-33)
   Net 'n14' is connected to pins 'B[30]', 'B[28]'', 'B[26]', 'B[24]', 'B[22]', 'B[20]', 'B[18]', 'B[16]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'add_69'. (LINT-33)
   Net 'n13' is connected to pins 'B[31]', 'B[29]'', 'B[27]', 'B[25]', 'B[23]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'add_69'. (LINT-33)
   Net 'n14' is connected to pins 'B[30]', 'B[28]'', 'B[26]', 'B[24]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'add_69'. (LINT-33)
   Net 'n12' is connected to pins 'B[22]', 'B[21]'', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'mult_69'. (LINT-33)
   Net 'N55' is connected to pins 'b[31]', 'b[30]'', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]'.
Warning: In design 'address_update_r', the same net is connected to more than one pin on submodule 'mult_83'. (LINT-33)
   Net 'N55' is connected to pins 'b[31]', 'b[30]'', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]'.
Warning: In design 'get_address_r', the same net is connected to more than one pin on submodule 'ROW_COUNTER'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[31]', 'rollover_val[30]'', 'rollover_val[29]', 'rollover_val[28]', 'rollover_val[27]', 'rollover_val[26]', 'rollover_val[25]', 'rollover_val[24]', 'rollover_val[23]', 'rollover_val[22]', 'rollover_val[21]', 'rollover_val[20]', 'rollover_val[19]', 'rollover_val[18]', 'rollover_val[17]', 'rollover_val[16]', 'rollover_val[15]', 'rollover_val[14]', 'rollover_val[13]', 'rollover_val[12]', 'rollover_val[11]', 'rollover_val[10]', 'rollover_val[9]', 'rollover_val[8]', 'rollover_val[7]', 'rollover_val[6]', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[0]'.
Warning: In design 'fifo_r', the same net is connected to more than one pin on submodule 'SHIFT_COUNTER_READ'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[31]', 'rollover_val[30]'', 'rollover_val[29]', 'rollover_val[28]', 'rollover_val[27]', 'rollover_val[26]', 'rollover_val[25]', 'rollover_val[24]', 'rollover_val[23]', 'rollover_val[22]', 'rollover_val[21]', 'rollover_val[20]', 'rollover_val[19]', 'rollover_val[18]', 'rollover_val[17]', 'rollover_val[16]', 'rollover_val[15]', 'rollover_val[14]', 'rollover_val[13]', 'rollover_val[12]', 'rollover_val[11]', 'rollover_val[10]', 'rollover_val[9]', 'rollover_val[8]', 'rollover_val[7]', 'rollover_val[6]', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]'.
Warning: In design 'fifo_r', the same net is connected to more than one pin on submodule 'SHIFT_COUNTER_READ'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[1]', 'rollover_val[0]''.
Warning: In design 'ahb_master', output port 'transfer_data_complete_w' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


