----------------------------------------
               DUT
----------------------------------------
module and2(
  input [1:0] a,b, 
  output [1:0] y
);
  assign y = a & b;
  
endmodule
----------------------------------------
               TESTBENCH
----------------------------------------
module tb();
  reg [1:0] a,b;
  wire [1:0] y;
  
  
  and2 dut(a,b,y); //instance of module

initial begin
  a = 1;
  b = 1;
  #10;
 $display("the value of a: %0b, b: %0b, and y: %0b", a, b, y);
end
 
endmodule
====================================================================================
-------------------------------- OUTPUT -------------------------------------------
====================================================================================

# KERNEL: the value of a: 1, b: 1, and y: 1
