
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116671                       # Number of seconds simulated
sim_ticks                                116670936284                       # Number of ticks simulated
final_tick                               1169339954349                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39863                       # Simulator instruction rate (inst/s)
host_op_rate                                    50225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2112775                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915088                       # Number of bytes of host memory used
host_seconds                                 55221.66                       # Real time elapsed on the host
sim_insts                                  2201325971                       # Number of instructions simulated
sim_ops                                    2773520237                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1118592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       241408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1363584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1003264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1003264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8739                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1886                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10653                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7838                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7838                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9587581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2069136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11687435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8599091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8599091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8599091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9587581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2069136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               20286526                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140061149                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23438395                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18992365                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032006                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9384966                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994988                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505328                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90190                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102216977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128978645                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23438395                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11500316                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28182943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6603563                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2797468                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11929956                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1641950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137722780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109539837     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2655186      1.93%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020296      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959609      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116527      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601866      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1209477      0.88%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763483      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13856499     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137722780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167344                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.920874                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101024538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4353990                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27750363                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110151                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4483736                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4046903                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41662                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155621448                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77480                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4483736                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101877934                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1205800                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1731387                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26998149                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1425772                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154017046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13846                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266260                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       130212                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216360562                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717319357                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717319357                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45665052                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38613                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22079                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4958386                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14872292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7257257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609723                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151276338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140469066                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190161                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27706408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60014021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5541                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137722780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019941                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78918846     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24696101     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11538760      8.38%     83.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8468403      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7539899      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990489      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2962490      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459081      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148711      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137722780                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565331     68.51%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116665     14.14%     82.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       143242     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117896286     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2110970      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258253      9.44%     94.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7187023      5.12%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140469066                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.002912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             825238                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005875                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419676311                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179021786                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136932909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141294304                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342976                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3638324                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231484                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4483736                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         775301                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90672                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151314947                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14872292                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7257257                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22075                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2266717                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137936678                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12742070                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532388                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19927316                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19589895                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7185246                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.984832                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137113374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136932909                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82118879                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227537577                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977665                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360902                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28506835                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036240                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133239044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82859948     62.19%     62.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23572693     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10389864      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5441553      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337110      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1559868      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324892      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989705      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2763411      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133239044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2763411                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281791903                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307116505                       # The number of ROB writes
system.switch_cpus0.timesIdled                  66335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2338369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.400611                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.400611                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.713974                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.713974                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621955859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190721518                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145557694                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140061149                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23697565                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19416733                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2004692                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9737093                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9376884                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2424038                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92072                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104990213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127157713                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23697565                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11800922                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27567260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6013902                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3002503                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12285903                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1567154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139551888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.115032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111984628     80.25%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2223972      1.59%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3796962      2.72%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2193035      1.57%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1719465      1.23%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1526395      1.09%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          924762      0.66%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2311901      1.66%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12870768      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139551888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.169194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907873                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104344956                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4157784                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26985723                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71723                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3991701                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3882291                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153286689                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3991701                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104870459                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         599314                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2675796                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26514898                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       899717                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152242629                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93749                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214899497                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    708317018                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    708317018                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172054551                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42844907                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34241                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17148                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2638591                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14159723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7229289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70048                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1645824                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147240738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138171403                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88039                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21983430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48860263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139551888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.990108                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83168600     59.60%     59.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21632966     15.50%     75.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11662540      8.36%     83.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8663762      6.21%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8431950      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3134025      2.25%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2360743      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       318728      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       178574      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139551888                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123022     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164194     37.40%     65.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151755     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116612060     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1871666      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17093      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12466150      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7204434      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138171403                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.986508                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             438971                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    416421700                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169258642                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135226207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138610374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285537                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2979634                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119574                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3991701                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         401713                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53503                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147274980                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       828442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14159723                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7229289                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17148                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220229                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136025029                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12152632                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2146370                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19356877                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19254660                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7204245                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.971183                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135226247                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135226207                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79976169                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221553265                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.965480                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360979                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100037334                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123310386                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23964836                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2021629                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135560187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.909636                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.717133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85694431     63.22%     63.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24031216     17.73%     80.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9397228      6.93%     87.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4945889      3.65%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4210164      3.11%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2021554      1.49%     96.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       951360      0.70%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1476299      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2832046      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135560187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100037334                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123310386                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18289804                       # Number of memory references committed
system.switch_cpus1.commit.loads             11180089                       # Number of loads committed
system.switch_cpus1.commit.membars              17094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17890958                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111011208                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2550441                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2832046                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           280003363                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298543803                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 509261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100037334                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123310386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100037334                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400089                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400089                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714240                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714240                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       611708521                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188798987                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143096722                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34188                       # number of misc regfile writes
system.l2.replacements                          10653                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1424866                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141725                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.053738                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         76673.961428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.996570                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4623.101641                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.997260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    969.929011                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          35843.783067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12790.231023                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.584976                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.035271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007400                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273466                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.097582                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        64383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31119                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95502                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39338                       # number of Writeback hits
system.l2.Writeback_hits::total                 39338                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        64383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31119                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95502                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        64383                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31119                       # number of overall hits
system.l2.overall_hits::total                   95502                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8739                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1886                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10653                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1886                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10653                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8739                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1886                       # number of overall misses
system.l2.overall_misses::total                 10653                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2331264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1668493930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2549395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    382441318                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2055815907                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2331264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1668493930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2549395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    382441318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2055815907                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2331264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1668493930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2549395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    382441318                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2055815907                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106155                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39338                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39338                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106155                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106155                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.119513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.057143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.100353                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.119513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.057143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100353                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.119513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.057143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100353                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       179328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 190925.040622                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169959.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 202779.065748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 192979.996902                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       179328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 190925.040622                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169959.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 202779.065748                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 192979.996902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       179328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 190925.040622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169959.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 202779.065748                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 192979.996902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7838                       # number of writebacks
system.l2.writebacks::total                      7838                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8739                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10653                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10653                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1572882                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1159330588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1676229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    272591704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1435171403                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1572882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1159330588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1676229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    272591704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1435171403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1572882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1159330588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1676229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    272591704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1435171403                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.119513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.100353                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.119513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.057143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.119513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.057143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100353                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120990.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 132661.699050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111748.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144534.307529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 134719.928940                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 120990.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 132661.699050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111748.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 144534.307529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134719.928940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 120990.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 132661.699050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111748.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 144534.307529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134719.928940                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996564                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011937557                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040196.687500                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996564                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11929940                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11929940                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11929940                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11929940                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11929940                       # number of overall hits
system.cpu0.icache.overall_hits::total       11929940                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3089211                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3089211                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3089211                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3089211                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3089211                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3089211                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11929956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11929956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11929956                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11929956                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11929956                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11929956                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193075.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193075.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193075.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193075.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193075.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193075.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2439164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2439164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2439164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2439164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2439164                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2439164                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       187628                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       187628                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       187628                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       187628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       187628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       187628                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73122                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179586443                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73378                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.415342                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.528794                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.471206                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900503                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099497                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594895                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594895                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21825                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21825                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587600                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587600                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587600                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587600                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175252                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175252                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175252                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175252                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16736082252                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16736082252                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16736082252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16736082252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16736082252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16736082252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762852                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762852                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762852                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762852                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017937                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010455                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010455                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010455                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010455                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95497.239701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95497.239701                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95497.239701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95497.239701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95497.239701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95497.239701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28089                       # number of writebacks
system.cpu0.dcache.writebacks::total            28089                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102130                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102130                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102130                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73122                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73122                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73122                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5955708433                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5955708433                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5955708433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5955708433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5955708433                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5955708433                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81448.926903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81448.926903                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81448.926903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81448.926903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81448.926903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81448.926903                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997252                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013582173                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198659.811280                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997252                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12285887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12285887                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12285887                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12285887                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12285887                       # number of overall hits
system.cpu1.icache.overall_hits::total       12285887                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2992245                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2992245                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2992245                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2992245                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2992245                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2992245                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12285903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12285903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12285903                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12285903                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12285903                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12285903                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187015.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187015.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187015.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187015.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187015.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187015.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2674295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2674295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2674295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2674295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2674295                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2674295                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178286.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178286.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178286.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178286.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178286.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178286.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33005                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162540403                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33261                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4886.816482                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.029217                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.970783                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902458                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097542                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9061142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9061142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7075524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7075524                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17120                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16136666                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16136666                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16136666                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16136666                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84268                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84268                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84268                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7139670777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7139670777                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7139670777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7139670777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7139670777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7139670777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9145410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9145410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7075524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7075524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16220934                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16220934                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16220934                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16220934                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009214                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84725.765142                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84725.765142                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84725.765142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84725.765142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84725.765142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84725.765142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11249                       # number of writebacks
system.cpu1.dcache.writebacks::total            11249                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51263                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51263                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51263                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33005                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33005                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33005                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2435902529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2435902529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2435902529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2435902529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2435902529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2435902529                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73804.045720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73804.045720                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73804.045720                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73804.045720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73804.045720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73804.045720                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
