Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 23 15:56:09 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -59.250    -1072.920                    131                 1739        0.052        0.000                      0                 1739        1.100        0.000                       0                   673  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1         -2.757      -40.223                     34                  179        0.205        0.000                      0                  179        1.100        0.000                       0                   121  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          4.876        0.000                      0                  134        0.129        0.000                      0                  134        3.958        0.000                       0                    79  
  unity_clk         5.304        0.000                      0                 1307        0.089        0.000                      0                 1307        8.750        0.000                       0                   470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_fpga_1        -59.250     -880.461                     34                   34        1.252        0.000                      0                   34  
unity_clk     clk_uart           -2.892      -92.146                     37                   37        0.052        0.000                      0                   37  
clk_uart      unity_clk          -2.344      -34.939                     17                   17        0.062        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               0.187        0.000                      0                    6        1.529        0.000                      0                    6  
**async_default**  unity_clk          clk_uart                -2.796      -25.151                      9                    9        0.330        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               15.043        0.000                      0                   37        0.689        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           34  Failing Endpoints,  Worst Slack       -2.757ns,  Total Violation      -40.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 3.371ns (44.053%)  route 4.281ns (55.947%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.663     2.971    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y55         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/Q
                         net (fo=5, routed)           2.114     5.603    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[2]
    SLICE_X37Y23         LUT1 (Prop_lut1_I0_O)        0.124     5.727 r  unity_i/BLDC_CONTROLLER_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.727    unity_i/BLDC_CONTROLLER_0/U0/i__carry_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.277 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.277    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.391 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.400    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.514 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.514    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.628 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.628    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.742    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__3_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.856    unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__4_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.190 r  unity_i/BLDC_CONTROLLER_0/U0/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.802     7.992    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK4[26]
    SLICE_X36Y29         LUT4 (Prop_lut4_I3_O)        0.303     8.295 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_5__1/O
                         net (fo=1, routed)           0.935     9.230    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_5__1_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.354    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_3__1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.892 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry__1/CO[2]
                         net (fo=1, routed)           0.421    10.313    unity_i/BLDC_CONTROLLER_0/U0/p_0_in
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.310    10.623 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000    10.623    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.564     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X38Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/C
                         clock pessimism              0.116     7.872    
                         clock uncertainty           -0.083     7.789    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.077     7.866    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.785ns (30.865%)  route 3.998ns (69.135%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.735     8.766    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.558     7.750    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429     7.469    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.785ns (30.865%)  route 3.998ns (69.135%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.735     8.766    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.558     7.750    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429     7.469    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.785ns (30.865%)  route 3.998ns (69.135%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.735     8.766    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.558     7.750    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429     7.469    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.785ns (30.865%)  route 3.998ns (69.135%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.735     8.766    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.558     7.750    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y25         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429     7.469    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.785ns (31.129%)  route 3.949ns (68.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.686     8.717    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.560     7.752    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]/C
                         clock pessimism              0.230     7.983    
                         clock uncertainty           -0.083     7.900    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429     7.471    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.785ns (31.129%)  route 3.949ns (68.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.686     8.717    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.560     7.752    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[13]/C
                         clock pessimism              0.230     7.983    
                         clock uncertainty           -0.083     7.900    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429     7.471    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.785ns (31.129%)  route 3.949ns (68.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.686     8.717    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.560     7.752    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/C
                         clock pessimism              0.230     7.983    
                         clock uncertainty           -0.083     7.900    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429     7.471    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.785ns (31.129%)  route 3.949ns (68.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.686     8.717    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.560     7.752    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[15]/C
                         clock pessimism              0.230     7.983    
                         clock uncertainty           -0.083     7.900    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429     7.471    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.785ns (31.506%)  route 3.881ns (68.494%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.675     2.983    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDSE (Prop_fdse_C_Q)         0.456     3.439 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/Q
                         net (fo=5, routed)           2.672     6.111    unity_i/BLDC_CONTROLLER_0/U0/period_reg_n_0_[5]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.235    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.127 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.590     7.718    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1_n_1
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.313     8.031 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.618     8.649    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X39Y24         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.558     7.750    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y24         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X39Y24         FDRE (Setup_fdre_C_R)       -0.429     7.469    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 -1.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  unity_i/Debouncer_2/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.069     1.123    unity_i/Debouncer_2/U0/IN_SIG_LAST
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.099     1.222 r  unity_i/Debouncer_2/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.222    unity_i/Debouncer_2/U0/OUT_SIG_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.853     1.223    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                         clock pessimism             -0.296     0.927    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091     1.018    unity_i/Debouncer_2/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.580     0.921    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.182    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.290 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.290    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1_n_4
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.847     1.217    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     1.026    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.582     0.923    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/Q
                         net (fo=3, routed)           0.120     1.184    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[28]_i_1_n_4
    SLICE_X39Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.849     1.219    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.105     1.028    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.585     0.926    unity_i/Debouncer_2/U0/CLK
    SLICE_X38Y33         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  unity_i/Debouncer_2/U0/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.215    unity_i/Debouncer_2/U0/count_reg[10]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.325 r  unity_i/Debouncer_2/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.325    unity_i/Debouncer_2/U0/count_reg[8]_i_1_n_5
    SLICE_X38Y33         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.852     1.222    unity_i/Debouncer_2/U0/CLK
    SLICE_X38Y33         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[10]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.059    unity_i/Debouncer_2/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.584     0.925    unity_i/Debouncer_2/U0/CLK
    SLICE_X38Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  unity_i/Debouncer_2/U0/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.215    unity_i/Debouncer_2/U0/count_reg[6]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.325 r  unity_i/Debouncer_2/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.325    unity_i/Debouncer_2/U0/count_reg[4]_i_1_n_5
    SLICE_X38Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.851     1.221    unity_i/Debouncer_2/U0/CLK
    SLICE_X38Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[6]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.059    unity_i/Debouncer_2/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.580     0.921    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/Q
                         net (fo=3, routed)           0.117     1.179    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.294 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.294    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1_n_7
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.847     1.217    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y28         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     1.026    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.578     0.919    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/Q
                         net (fo=3, routed)           0.122     1.181    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.292 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.292    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]_i_1_n_5
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.844     1.214    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y26         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.105     1.024    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.578     0.919    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y23         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           0.122     1.181    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.292 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.292    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[0]_i_2_n_5
    SLICE_X39Y23         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.844     1.214    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y23         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.105     1.024    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.581     0.922    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y29         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/Q
                         net (fo=3, routed)           0.130     1.193    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.301 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.301    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]_i_1_n_4
    SLICE_X39Y29         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.848     1.218    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y29         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/C
                         clock pessimism             -0.296     0.922    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.027    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.577     0.918    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y24         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.190    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]_i_1_n_4
    SLICE_X39Y24         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.843     1.213    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y24         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                         clock pessimism             -0.295     0.918    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.105     1.023    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X40Y18     unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X43Y20     unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X30Y34     unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y33     unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X30Y16     unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y10     unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X33Y42     unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y39     unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y30     unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y29     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y29     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y24     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y24     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y24     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y24     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y25     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y25     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y34     unity_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y34     unity_i/Debouncer_2/U0/OUT_SIG_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        4.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.947ns (18.346%)  route 4.215ns (81.654%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 16.348 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.078    10.185    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X24Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.309 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.642    10.951    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.119    11.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.675    11.745    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478    16.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.596    16.944    
                         clock uncertainty           -0.068    16.876    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)       -0.255    16.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.621    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.952ns (18.363%)  route 4.232ns (81.637%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 16.348 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.078    10.185    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X24Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.309 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.145    11.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.190    11.767    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1_n_0
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478    16.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.596    16.944    
                         clock uncertainty           -0.068    16.876    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)       -0.062    16.814    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.814    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.080ns (22.011%)  route 3.827ns (77.989%))
  Logic Levels:           3  (LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 16.354 - 10.417 ) 
    Source Clock Delay      (SCD):    6.588ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.654     6.588    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     7.044 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.740     8.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X29Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.908 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_3_0_5_i_8/O
                         net (fo=12, routed)          1.543    10.451    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRB1
    SLICE_X28Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    10.603 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.544    11.147    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X31Y23         LUT4 (Prop_lut4_I2_O)        0.348    11.495 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.495    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.484    16.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism              0.596    16.950    
                         clock uncertainty           -0.068    16.882    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.031    16.913    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.913    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.054ns (22.221%)  route 3.689ns (77.779%))
  Logic Levels:           3  (LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 16.354 - 10.417 ) 
    Source Clock Delay      (SCD):    6.588ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.654     6.588    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     7.044 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.740     8.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X29Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.908 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_3_0_5_i_8/O
                         net (fo=12, routed)          1.551    10.459    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRA1
    SLICE_X28Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.605 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.399    11.003    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][0]
    SLICE_X31Y23         LUT4 (Prop_lut4_I2_O)        0.328    11.331 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.331    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.484    16.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism              0.596    16.950    
                         clock uncertainty           -0.068    16.882    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.031    16.913    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.913    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.828ns (17.476%)  route 3.910ns (82.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.588ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.654     6.588    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     7.044 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.740     8.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X29Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.908 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_3_0_5_i_8/O
                         net (fo=12, routed)          1.543    10.451    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRB1
    SLICE_X28Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    10.575 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.627    11.202    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.326 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.326    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism              0.596    16.948    
                         clock uncertainty           -0.068    16.880    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.029    16.909    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.909    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.322%)  route 3.247ns (79.678%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.914    10.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I3_O)        0.124    10.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.513    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.495    16.847    
                         clock uncertainty           -0.068    16.779    
    SLICE_X20Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.322%)  route 3.247ns (79.678%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.914    10.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I3_O)        0.124    10.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.513    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.495    16.847    
                         clock uncertainty           -0.068    16.779    
    SLICE_X20Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.322%)  route 3.247ns (79.678%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.914    10.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I3_O)        0.124    10.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.513    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.495    16.847    
                         clock uncertainty           -0.068    16.779    
    SLICE_X20Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.322%)  route 3.247ns (79.678%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.914    10.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I3_O)        0.124    10.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.513    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.495    16.847    
                         clock uncertainty           -0.068    16.779    
    SLICE_X20Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.322%)  route 3.247ns (79.678%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 16.352 - 10.417 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     7.039 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.024     8.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.187 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.795     8.983    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.914    10.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I3_O)        0.124    10.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.513    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.482    16.352    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.495    16.847    
                         clock uncertainty           -0.068    16.779    
    SLICE_X20Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.227ns (32.398%)  route 0.474ns (67.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.300     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD1
    SLICE_X20Y23         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.353     2.254    
    SLICE_X20Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.563    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.227ns (31.514%)  route 0.493ns (68.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.320     2.712    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD1
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.814     2.606    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.353     2.253    
    SLICE_X20Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.562    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.227ns (31.514%)  route 0.493ns (68.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.128     2.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     2.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[1]
    SLICE_X22Y23         LUT2 (Prop_lut2_I1_O)        0.099     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_3__0/O
                         net (fo=16, routed)          0.320     2.712    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD1
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.814     2.606    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.353     2.253    
    SLICE_X20Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.562    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y3    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X24Y25     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X22Y25     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/p_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y25     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X25Y25     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X20Y24     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.354ns  (logic 3.573ns (24.892%)  route 10.781ns (75.108%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.927    20.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X23Y13         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X23Y13         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X23Y13         FDCE (Setup_fdce_C_CE)      -0.205    26.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 3.573ns (24.959%)  route 10.743ns (75.041%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.889    20.916    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X25Y14         FDCE (Setup_fdce_C_CE)      -0.205    26.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -20.916    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 3.573ns (24.959%)  route 10.743ns (75.041%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.889    20.916    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X25Y14         FDCE (Setup_fdce_C_CE)      -0.205    26.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -20.916    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 3.573ns (25.153%)  route 10.632ns (74.847%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.778    20.805    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X22Y12         FDCE (Setup_fdce_C_CE)      -0.205    26.258    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 3.573ns (25.153%)  route 10.632ns (74.847%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.778    20.805    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X22Y12         FDCE (Setup_fdce_C_CE)      -0.205    26.258    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 3.573ns (25.153%)  route 10.632ns (74.847%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.778    20.805    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y12         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X22Y12         FDCE (Setup_fdce_C_CE)      -0.205    26.258    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 3.573ns (25.074%)  route 10.677ns (74.926%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.946    19.901    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.025 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           0.824    20.850    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.631    26.575    
                         clock uncertainty           -0.077    26.498    
    SLICE_X28Y17         FDCE (Setup_fdce_C_CE)      -0.169    26.329    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.329    
                         arrival time                         -20.850    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 3.573ns (25.074%)  route 10.677ns (74.926%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.946    19.901    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.025 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           0.824    20.850    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.631    26.575    
                         clock uncertainty           -0.077    26.498    
    SLICE_X28Y17         FDCE (Setup_fdce_C_CE)      -0.169    26.329    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.329    
                         arrival time                         -20.850    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 3.573ns (25.074%)  route 10.677ns (74.926%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.946    19.901    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.025 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           0.824    20.850    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.631    26.575    
                         clock uncertainty           -0.077    26.498    
    SLICE_X28Y17         FDCE (Setup_fdce_C_CE)      -0.169    26.329    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.329    
                         arrival time                         -20.850    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 3.573ns (25.225%)  route 10.592ns (74.775%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.419     7.019 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/Q
                         net (fo=20, routed)          1.048     8.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[6]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.299     8.366 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.674     9.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.152     9.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.749     9.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.332    10.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.804    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.718    11.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X26Y15         LUT4 (Prop_lut4_I0_O)        0.303    12.159 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.660    12.819    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.943 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          1.278    14.221    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.150    14.371 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          1.413    15.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X24Y10         LUT3 (Prop_lut3_I2_O)        0.352    16.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           1.161    17.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X22Y7          LUT5 (Prop_lut5_I0_O)        0.328    17.625 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=7, routed)           1.206    18.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124    18.955 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_7/O
                         net (fo=2, routed)           0.948    19.903    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[0]_2
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.027 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           0.737    20.765    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_18[0]
    SLICE_X22Y13         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y13         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X22Y13         FDCE (Setup_fdce_C_CE)      -0.205    26.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -20.765    
  -------------------------------------------------------------------
                         slack                                  5.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X34Y17         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y17         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/CLK
                         clock pessimism             -0.601     2.015    
    SLICE_X34Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.325    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.559     2.003    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.141     2.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.282     2.426    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD1
    SLICE_X28Y13         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X28Y13         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.600     2.018    
    SLICE_X28Y13         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.327    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.559     2.003    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.141     2.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.282     2.426    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD1
    SLICE_X28Y13         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X28Y13         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.600     2.018    
    SLICE_X28Y13         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.327    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y22     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/err_mdb_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y5      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/wb_slv_mem_ctrl_inst/ack_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y5      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/wb_slv_mem_ctrl_inst/err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y4      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y4      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y9      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y10     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y10     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y10     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y10     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :           34  Failing Endpoints,  Worst Slack      -59.250ns,  Total Violation     -880.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -59.250ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        60.319ns  (logic 39.689ns (65.798%)  route 20.630ns (34.201%))
  Logic Levels:           164  (CARRY4=139 LUT1=1 LUT2=23 LUT3=1)
  Clock Path Skew:        -3.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.689    56.985    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.329    57.314 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39/O
                         net (fo=1, routed)           0.000    57.314    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.847 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.847    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.964 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.964    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.081    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    58.199    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.378 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.637    59.014    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1_n_2
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.332    59.346 r  unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23/O
                         net (fo=1, routed)           0.000    59.346    unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.896 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.896    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.010 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    60.011    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.125 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.125    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.417 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          0.680    61.097    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1_n_2
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.329    61.426 r  unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23/O
                         net (fo=1, routed)           0.000    61.426    unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.959 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.959    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.076 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.076    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.193 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.193    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.310 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.310    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.489 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          0.635    63.124    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1_n_2
    SLICE_X35Y53         LUT2 (Prop_lut2_I1_O)        0.332    63.456 r  unity_i/BLDC_CONTROLLER_0/U0/period[1]_i_23/O
                         net (fo=1, routed)           0.000    63.456    unity_i/BLDC_CONTROLLER_0/U0/period[1]_i_23_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.006 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.006    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_15_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.120 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.120    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_10_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.234 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.234    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.348 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.348    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_2_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.526 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_1/CO[1]
                         net (fo=21, routed)          0.951    65.477    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_1_n_2
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.329    65.806 r  unity_i/BLDC_CONTROLLER_0/U0/period[0]_i_22/O
                         net (fo=1, routed)           0.000    65.806    unity_i/BLDC_CONTROLLER_0/U0/period[0]_i_22_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.470 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.470    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_9_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.584 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.584    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.698 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.698    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.969 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    66.969    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]_i_1_n_3
    SLICE_X36Y57         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.564     7.756    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X36Y57         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]/C
                         clock pessimism              0.116     7.872    
                         clock uncertainty           -0.198     7.673    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.046     7.719    unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                         -66.969    
  -------------------------------------------------------------------
                         slack                                -59.250    

Slack (VIOLATED) :        -56.911ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        57.876ns  (logic 38.197ns (65.998%)  route 19.679ns (34.001%))
  Logic Levels:           158  (CARRY4=134 LUT1=1 LUT2=23)
  Clock Path Skew:        -3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.689    56.985    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.329    57.314 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39/O
                         net (fo=1, routed)           0.000    57.314    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.847 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.847    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.964 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.964    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.081    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    58.199    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.378 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.637    59.014    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1_n_2
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.332    59.346 r  unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23/O
                         net (fo=1, routed)           0.000    59.346    unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.896 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.896    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.010 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    60.011    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.125 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.125    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.417 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          0.680    61.097    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1_n_2
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.329    61.426 r  unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23/O
                         net (fo=1, routed)           0.000    61.426    unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.959 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.959    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.076 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.076    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.193 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.193    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.310 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.310    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.489 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          0.635    63.124    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1_n_2
    SLICE_X35Y53         LUT2 (Prop_lut2_I1_O)        0.332    63.456 r  unity_i/BLDC_CONTROLLER_0/U0/period[1]_i_23/O
                         net (fo=1, routed)           0.000    63.456    unity_i/BLDC_CONTROLLER_0/U0/period[1]_i_23_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.006 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.006    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_15_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.120 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.120    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_10_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.234 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.234    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.348 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.348    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_2_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.526 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_1/CO[1]
                         net (fo=21, routed)          0.000    64.526    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]_i_1_n_2
    SLICE_X35Y57         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.489     7.681    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y57         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]/C
                         clock pessimism              0.116     7.797    
                         clock uncertainty           -0.198     7.598    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.017     7.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                         -64.526    
  -------------------------------------------------------------------
                         slack                                -56.911    

Slack (VIOLATED) :        -54.824ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        55.838ns  (logic 36.795ns (65.895%)  route 19.043ns (34.105%))
  Logic Levels:           152  (CARRY4=129 LUT1=1 LUT2=22)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.689    56.985    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.329    57.314 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39/O
                         net (fo=1, routed)           0.000    57.314    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.847 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.847    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.964 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.964    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.081    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    58.199    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.378 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.637    59.014    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1_n_2
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.332    59.346 r  unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23/O
                         net (fo=1, routed)           0.000    59.346    unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.896 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.896    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.010 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    60.011    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.125 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.125    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.417 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          0.680    61.097    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1_n_2
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.329    61.426 r  unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23/O
                         net (fo=1, routed)           0.000    61.426    unity_i/BLDC_CONTROLLER_0/U0/period[2]_i_23_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.959 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.959    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_15_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.076 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.076    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_10_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.193 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.193    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.310 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.310    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.489 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          0.000    62.489    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]_i_1_n_2
    SLICE_X34Y55         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.490     7.682    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y55         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/C
                         clock pessimism              0.116     7.798    
                         clock uncertainty           -0.198     7.599    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.066     7.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                         -62.489    
  -------------------------------------------------------------------
                         slack                                -54.824    

Slack (VIOLATED) :        -52.800ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        53.767ns  (logic 35.403ns (65.846%)  route 18.364ns (34.154%))
  Logic Levels:           146  (CARRY4=124 LUT1=1 LUT2=21)
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.689    56.985    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.329    57.314 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39/O
                         net (fo=1, routed)           0.000    57.314    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.847 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.847    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.964 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.964    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.081    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    58.199    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.378 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.637    59.014    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1_n_2
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.332    59.346 r  unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23/O
                         net (fo=1, routed)           0.000    59.346    unity_i/BLDC_CONTROLLER_0/U0/period[3]_i_23_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.896 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.896    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_15_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.010 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    60.011    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_10_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.125 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.125    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_2_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.417 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          0.000    60.417    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]_i_1_n_2
    SLICE_X35Y52         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.491     7.683    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y52         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.198     7.600    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)        0.017     7.617    unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                         -60.417    
  -------------------------------------------------------------------
                         slack                                -52.800    

Slack (VIOLATED) :        -50.711ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        51.727ns  (logic 34.001ns (65.731%)  route 17.726ns (34.269%))
  Logic Levels:           140  (CARRY4=119 LUT1=1 LUT2=20)
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.689    56.985    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.329    57.314 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39/O
                         net (fo=1, routed)           0.000    57.314    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_39_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.847 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.847    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_26_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.964 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.964    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_16_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.081    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    58.199    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.378 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.000    58.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_1_n_2
    SLICE_X34Y50         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.491     7.683    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y50         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.198     7.600    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.066     7.666    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                         -58.378    
  -------------------------------------------------------------------
                         slack                                -50.711    

Slack (VIOLATED) :        -48.668ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        49.646ns  (logic 32.609ns (65.683%)  route 17.037ns (34.317%))
  Logic Levels:           134  (CARRY4=114 LUT1=1 LUT2=19)
  Clock Path Skew:        -3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.813    54.894    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.332    55.226 r  unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43/O
                         net (fo=1, routed)           0.000    55.226    unity_i/BLDC_CONTROLLER_0/U0/period[4]_i_43_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.776 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.776    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_27_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.890    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_17_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.004    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_7_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.118    unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.296 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.000    56.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]_i_1_n_2
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.501     7.694    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y47         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C
                         clock pessimism              0.116     7.809    
                         clock uncertainty           -0.198     7.611    
    SLICE_X35Y47         FDSE (Setup_fdse_C_D)        0.017     7.628    unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                         -56.296    
  -------------------------------------------------------------------
                         slack                                -48.668    

Slack (VIOLATED) :        -46.406ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        47.431ns  (logic 31.207ns (65.794%)  route 16.224ns (34.206%))
  Logic Levels:           128  (CARRY4=109 LUT1=1 LUT2=18)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.673    52.690    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.329    53.019 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39/O
                         net (fo=1, routed)           0.000    53.019    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_39_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.552 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.552    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_26_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.669 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.669    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_16_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.786 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    53.786    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_6_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.903 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.903    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    54.082 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.000    54.082    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_1_n_2
    SLICE_X32Y45         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.500     7.693    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X32Y45         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]/C
                         clock pessimism              0.116     7.808    
                         clock uncertainty           -0.198     7.610    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.066     7.676    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                         -54.082    
  -------------------------------------------------------------------
                         slack                                -46.406    

Slack (VIOLATED) :        -44.391ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        45.366ns  (logic 29.815ns (65.720%)  route 15.551ns (34.280%))
  Logic Levels:           122  (CARRY4=104 LUT1=1 LUT2=17)
  Clock Path Skew:        -3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.649    50.615    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.332    50.947 r  unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43/O
                         net (fo=1, routed)           0.000    50.947    unity_i/BLDC_CONTROLLER_0/U0/period[6]_i_43_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.497 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.497    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_27_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_17_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.725 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.725    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.017 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.000    52.017    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]_i_1_n_2
    SLICE_X33Y42         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.499     7.691    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X33Y42         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]/C
                         clock pessimism              0.116     7.807    
                         clock uncertainty           -0.198     7.609    
    SLICE_X33Y42         FDSE (Setup_fdse_C_D)        0.017     7.626    unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                         -52.017    
  -------------------------------------------------------------------
                         slack                                -44.391    

Slack (VIOLATED) :        -42.292ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        43.315ns  (logic 28.413ns (65.596%)  route 14.902ns (34.404%))
  Logic Levels:           116  (CARRY4=99 LUT1=1 LUT2=16)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.788    48.574    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.329    48.903 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50/O
                         net (fo=1, routed)           0.000    48.903    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_50_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.436 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.436    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_32_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.553 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.553    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_17_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.670 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.670    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.787 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.787    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.966 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.000    49.966    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_1_n_2
    SLICE_X32Y39         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.498     7.690    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X32Y39         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.198     7.608    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.066     7.674    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                         -49.966    
  -------------------------------------------------------------------
                         slack                                -42.292    

Slack (VIOLATED) :        -40.163ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        41.135ns  (logic 27.021ns (65.689%)  route 14.114ns (34.311%))
  Logic Levels:           110  (CARRY4=94 LUT1=1 LUT2=15)
  Clock Path Skew:        -3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.716     6.650    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     7.532 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.945     8.478    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     8.602 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28/O
                         net (fo=1, routed)           0.000     8.602    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_28_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.152 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.152    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_12_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_3_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.380    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.673 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.925    10.597    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.373    10.970 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23/O
                         net (fo=1, routed)           0.000    10.970    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_23_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.520    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_15_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.634    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.862    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.865    12.906    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.329    13.235 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22/O
                         net (fo=1, routed)           0.000    13.235    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_22_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.768 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.768    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_15_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.885 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.885    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_10_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.002 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.002    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_5_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.119 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.119    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.298 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.758    15.055    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.332    15.387 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22/O
                         net (fo=1, routed)           0.000    15.387    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_22_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.937    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_15_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.051 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_10_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.165 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.165    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_5_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.279 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.279    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_2_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.457 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.702    17.160    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.945 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.945    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_15_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.059 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.059    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.173    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_5_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_2_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.465 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.831    19.296    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.329    19.625 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22/O
                         net (fo=1, routed)           0.000    19.625    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_22_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.275 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.275    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_10_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.392 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.392    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_5_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.509 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.509    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.688 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.689    21.378    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.332    21.710 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22/O
                         net (fo=1, routed)           0.000    21.710    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_22_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.260 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.260    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_15_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.374    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_5_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.602    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.780 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.673    23.452    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.329    23.781 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23/O
                         net (fo=1, routed)           0.000    23.781    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_23_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.314 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.314    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_15_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.431 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.431    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.548 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.548    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.665 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.665    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.844 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.759    25.604    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    26.407 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.407    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_15_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.524 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.524    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_10_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.641 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.641    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.758 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.758    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.937 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.795    27.732    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.332    28.064 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23/O
                         net (fo=1, routed)           0.000    28.064    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.614 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.614    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_15_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_10_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.842 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.842    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.956    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.134 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.604    29.738    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.523 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.523    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.637 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.637    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.751 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.043 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1/CO[1]
                         net (fo=20, routed)          0.706    31.749    unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]_i_1_n_2
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.329    32.078 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55/O
                         net (fo=1, routed)           0.000    32.078    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_55_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.611 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.611    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.728 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.728    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_23_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.845 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.845    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.962 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.962    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.141 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1/CO[1]
                         net (fo=20, routed)          0.569    33.710    unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]_i_1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    34.042 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52/O
                         net (fo=1, routed)           0.000    34.042    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_52_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.592 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.592    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_33_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.706 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.706    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.820 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.009    34.829    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.943    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_3_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.121 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1/CO[1]
                         net (fo=20, routed)          0.756    35.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]_i_1_n_2
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.329    36.206 r  unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49/O
                         net (fo=1, routed)           0.000    36.206    unity_i/BLDC_CONTROLLER_0/U0/period[14]_i_49_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.739 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    36.748    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.865 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.865    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_17_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.982 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.982    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_6_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.099 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.099    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.278 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1/CO[1]
                         net (fo=21, routed)          0.652    37.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]_i_1_n_2
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.332    38.262 r  unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23/O
                         net (fo=1, routed)           0.000    38.262    unity_i/BLDC_CONTROLLER_0/U0/period[13]_i_23_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.812 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.812    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.926    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_10_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.040 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.040    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.154 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.154    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.332 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1/CO[1]
                         net (fo=21, routed)          0.720    40.051    unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]_i_1_n_2
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.329    40.380 r  unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23/O
                         net (fo=1, routed)           0.000    40.380    unity_i/BLDC_CONTROLLER_0/U0/period[12]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.930 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.930    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_15_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_10_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.158    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_2_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.450 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1/CO[1]
                         net (fo=21, routed)          0.693    42.143    unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]_i_1_n_2
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.329    42.472 r  unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23/O
                         net (fo=1, routed)           0.000    42.472    unity_i/BLDC_CONTROLLER_0/U0/period[11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.005 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.005    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_15_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.122 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.122    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.239 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.239    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.356 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.356    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.535 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1/CO[1]
                         net (fo=21, routed)          0.887    44.422    unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]_i_1_n_2
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.332    44.754 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57/O
                         net (fo=1, routed)           0.000    44.754    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_57_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.287 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.287    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_38_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.404 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.404    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_23_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.521 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.521    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_12_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.638 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.638    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.817 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1/CO[1]
                         net (fo=20, routed)          0.566    46.383    unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]_i_1_n_2
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.332    46.715 r  unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53/O
                         net (fo=1, routed)           0.000    46.715    unity_i/BLDC_CONTROLLER_0/U0/period[8]_i_53_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.265 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.265    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_33_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.379    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_18_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.493    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.607    unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]_i_3_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.785 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          0.000    47.785    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]_i_1_n_2
    SLICE_X31Y37         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.495     7.688    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X31Y37         FDSE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]/C
                         clock pessimism              0.116     7.803    
                         clock uncertainty           -0.198     7.605    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.017     7.622    unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                         -47.785    
  -------------------------------------------------------------------
                         slack                                -40.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.439ns (62.924%)  route 0.259ns (37.076%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[19]
                         net (fo=29, routed)          0.259     2.506    unity_i/BLDC_CONTROLLER_0/U0/FREQ[11]
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.045     2.551 r  unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_9/O
                         net (fo=1, routed)           0.000     2.551    unity_i/BLDC_CONTROLLER_0/U0/period[22]_i_9_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.696 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.696    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.741 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.741    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]_i_1_n_2
    SLICE_X34Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.830     1.200    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     1.489    unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.421ns (58.969%)  route 0.293ns (41.031%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     2.247 f  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[23]
                         net (fo=29, routed)          0.293     2.540    unity_i/BLDC_CONTROLLER_0/U0/FREQ[15]
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.049     2.589 r  unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_4/O
                         net (fo=1, routed)           0.000     2.589    unity_i/BLDC_CONTROLLER_0/U0/period[27]_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.681 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.681    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_2_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.757 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1/CO[0]
                         net (fo=21, routed)          0.000     2.757    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]_i_1_n_3
    SLICE_X35Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.830     1.200    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091     1.460    unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.405ns (47.187%)  route 0.453ns (52.813%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[21]
                         net (fo=29, routed)          0.453     2.701    unity_i/BLDC_CONTROLLER_0/U0/FREQ[13]
    SLICE_X38Y9          LUT3 (Prop_lut3_I1_O)        0.045     2.746 r  unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_7/O
                         net (fo=1, routed)           0.000     2.746    unity_i/BLDC_CONTROLLER_0/U0/period[25]_i_7_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.857 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.857    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_2_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.902 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.902    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]_i_1_n_2
    SLICE_X38Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.857     1.227    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X38Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]/C
                         clock pessimism             -0.029     1.198    
                         clock uncertainty            0.198     1.396    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.120     1.516    unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.486ns (58.272%)  route 0.348ns (41.728%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[14]
                         net (fo=29, routed)          0.348     2.595    unity_i/BLDC_CONTROLLER_0/U0/FREQ[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.045     2.640 r  unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_16/O
                         net (fo=1, routed)           0.000     2.640    unity_i/BLDC_CONTROLLER_0/U0/period[26]_i_16_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.755 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.755    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_10_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.794 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.794    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_5_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.833 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.833    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.877 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.877    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]_i_1_n_2
    SLICE_X36Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.857     1.227    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X36Y10         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]/C
                         clock pessimism             -0.029     1.198    
                         clock uncertainty            0.198     1.396    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.091     1.487    unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.408ns (48.605%)  route 0.431ns (51.395%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[21]
                         net (fo=29, routed)          0.431     2.679    unity_i/BLDC_CONTROLLER_0/U0/FREQ[13]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.724 r  unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_7/O
                         net (fo=1, routed)           0.000     2.724    unity_i/BLDC_CONTROLLER_0/U0/period[21]_i_7_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.839 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.839    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_2_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.883 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1/CO[1]
                         net (fo=21, routed)          0.000     2.883    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]_i_1_n_2
    SLICE_X33Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.829     1.199    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X33Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]/C
                         clock pessimism             -0.029     1.170    
                         clock uncertainty            0.198     1.368    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     1.459    unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.377ns (43.301%)  route 0.494ns (56.699%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[23]
                         net (fo=29, routed)          0.494     2.741    unity_i/BLDC_CONTROLLER_0/U0/FREQ[15]
    SLICE_X39Y9          LUT3 (Prop_lut3_I1_O)        0.045     2.786 r  unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_4/O
                         net (fo=1, routed)           0.000     2.786    unity_i/BLDC_CONTROLLER_0/U0/period[24]_i_4_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.914 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.914    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]_i_1_n_2
    SLICE_X39Y9          FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.858     1.228    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X39Y9          FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]/C
                         clock pessimism             -0.029     1.199    
                         clock uncertainty            0.198     1.397    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.091     1.488    unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.377ns (43.148%)  route 0.497ns (56.852%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[23]
                         net (fo=29, routed)          0.497     2.744    unity_i/BLDC_CONTROLLER_0/U0/FREQ[15]
    SLICE_X37Y11         LUT3 (Prop_lut3_I1_O)        0.045     2.789 r  unity_i/BLDC_CONTROLLER_0/U0/period[23]_i_4/O
                         net (fo=1, routed)           0.000     2.789    unity_i/BLDC_CONTROLLER_0/U0/period[23]_i_4_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.917 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.917    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]_i_1_n_2
    SLICE_X37Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.857     1.227    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y11         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]/C
                         clock pessimism             -0.029     1.198    
                         clock uncertainty            0.198     1.396    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091     1.487    unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.485ns (55.464%)  route 0.389ns (44.536%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[13]
                         net (fo=29, routed)          0.389     2.637    unity_i/BLDC_CONTROLLER_0/U0/FREQ[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I1_O)        0.045     2.682 r  unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_17/O
                         net (fo=1, routed)           0.000     2.682    unity_i/BLDC_CONTROLLER_0/U0/period[20]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.793 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.793    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_10_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.833 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.833    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_5_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.873 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.873    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_2_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.918 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1/CO[1]
                         net (fo=20, routed)          0.000     2.918    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]_i_1_n_2
    SLICE_X32Y14         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.826     1.196    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X32Y14         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]/C
                         clock pessimism             -0.029     1.167    
                         clock uncertainty            0.198     1.365    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     1.485    unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.377ns (37.680%)  route 0.624ns (62.320%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[23]
                         net (fo=29, routed)          0.624     2.871    unity_i/BLDC_CONTROLLER_0/U0/FREQ[15]
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.916 r  unity_i/BLDC_CONTROLLER_0/U0/period[19]_i_4/O
                         net (fo=1, routed)           0.000     2.916    unity_i/BLDC_CONTROLLER_0/U0/period[19]_i_4_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     3.044 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1/CO[1]
                         net (fo=21, routed)          0.000     3.044    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]_i_1_n_2
    SLICE_X30Y16         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.824     1.194    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X30Y16         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]/C
                         clock pessimism             -0.029     1.165    
                         clock uncertainty            0.198     1.363    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.120     1.483    unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.630ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.484ns (46.559%)  route 0.556ns (53.441%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.599     2.043    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.204     2.247 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[15]
                         net (fo=29, routed)          0.556     2.803    unity_i/BLDC_CONTROLLER_0/U0/FREQ[7]
    SLICE_X31Y15         LUT3 (Prop_lut3_I1_O)        0.045     2.848 r  unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_14/O
                         net (fo=1, routed)           0.000     2.848    unity_i/BLDC_CONTROLLER_0/U0/period[18]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.000 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.000    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_5_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.039 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.039    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     3.083 r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1/CO[1]
                         net (fo=20, routed)          0.000     3.083    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]_i_1_n_2
    SLICE_X31Y17         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.823     1.193    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X31Y17         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]/C
                         clock pessimism             -0.029     1.164    
                         clock uncertainty            0.198     1.362    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.091     1.453    unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  1.630    





---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -2.892ns,  Total Violation      -92.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.858%)  route 1.753ns (75.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.886   268.924    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y24         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.924    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.862   268.900    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y25         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.900    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.862   268.900    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y25         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.900    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.862   268.900    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y25         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.900    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 266.348 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.862   268.900    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.478   266.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X25Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/C
                         clock pessimism              0.311   266.658    
                         clock uncertainty           -0.197   266.462    
    SLICE_X25Y25         FDRE (Setup_fdre_C_R)       -0.429   266.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        266.033    
                         arrival time                        -268.900    
  -------------------------------------------------------------------
                         slack                                 -2.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.503ns (76.938%)  route 0.151ns (23.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.385 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.151     2.536    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.113     2.649 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.649    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.523ns (79.305%)  route 0.136ns (20.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.473 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.136     2.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.654 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.654    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092     2.598    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.523ns (77.671%)  route 0.150ns (22.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.473 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.150     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X31Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.668 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.668    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.091     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.431ns (61.911%)  route 0.265ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.381 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.265     2.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.691 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.691    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.512ns (73.242%)  route 0.187ns (26.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.389 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.187     2.576    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X31Y23         LUT4 (Prop_lut4_I2_O)        0.118     2.694 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.694    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092     2.598    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.433ns (61.567%)  route 0.270ns (38.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.383 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.270     2.653    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.698 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.698    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.091     2.596    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.481%)  route 0.547ns (79.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDCE (Prop_fdce_C_Q)         0.141     2.135 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.547     2.682    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[0]
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Hold_fdce_C_D)         0.075     2.578    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.075%)  route 0.517ns (75.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.517     2.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0]
    SLICE_X31Y21         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X31Y21         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.312    
                         clock uncertainty            0.197     2.509    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.061     2.570    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.603ns (84.618%)  route 0.110ns (15.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.487 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.110     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][6]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.111     2.708 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X31Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.411%)  route 0.550ns (79.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X22Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDCE (Prop_fdce_C_Q)         0.141     2.135 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=7, routed)           0.550     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[2]
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Hold_fdce_C_D)         0.066     2.569    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.344ns,  Total Violation      -34.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.344ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.959ns  (logic 1.336ns (68.196%)  route 0.623ns (31.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 245.938 - 240.000 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 246.172 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.655   246.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.508 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.623   248.131    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.485   245.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.248    
                         clock uncertainty           -0.197   246.052    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.265   245.787    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.787    
                         arrival time                        -248.131    
  -------------------------------------------------------------------
                         slack                                 -2.344    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.106ns  (logic 1.317ns (62.532%)  route 0.789ns (37.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 245.937 - 240.000 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 246.172 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.655   246.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.489 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.789   248.278    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X21Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.484   245.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X21Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.247    
                         clock uncertainty           -0.197   246.051    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)       -0.067   245.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        245.984    
                         arrival time                        -248.278    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.076ns  (logic 1.314ns (63.301%)  route 0.762ns (36.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 245.938 - 240.000 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 246.172 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.655   246.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.486 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.762   248.248    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.485   245.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.248    
                         clock uncertainty           -0.197   246.052    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.047   246.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.005    
                         arrival time                        -248.248    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.790ns  (logic 1.343ns (75.040%)  route 0.447ns (24.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 245.938 - 240.000 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 246.172 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.655   246.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.515 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.447   247.962    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.485   245.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.248    
                         clock uncertainty           -0.197   246.052    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.317   245.735    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.735    
                         arrival time                        -247.962    
  -------------------------------------------------------------------
                         slack                                 -2.227    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.829ns  (logic 1.344ns (73.487%)  route 0.485ns (26.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 245.938 - 240.000 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 246.170 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.653   246.170    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.514 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.485   247.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.485   245.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.248    
                         clock uncertainty           -0.197   246.052    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.266   245.786    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.786    
                         arrival time                        -247.999    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.008%)  route 1.443ns (75.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 245.934 - 240.000 ) 
    Source Clock Delay      (SCD):    6.585ns = ( 246.168 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.651   246.168    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDCE (Prop_fdce_C_Q)         0.456   246.624 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.443   248.068    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0][0]
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.481   245.934    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.244    
                         clock uncertainty           -0.197   246.048    
    SLICE_X23Y22         FDCE (Setup_fdce_C_D)       -0.105   245.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        245.943    
                         arrival time                        -248.068    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.269%)  route 1.423ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 245.935 - 240.000 ) 
    Source Clock Delay      (SCD):    6.588ns = ( 246.171 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.654   246.171    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   246.627 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.423   248.050    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/ADDRA[0]
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.482   245.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.245    
                         clock uncertainty           -0.197   246.049    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.059   245.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        245.990    
                         arrival time                        -248.050    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.711ns  (logic 0.419ns (24.491%)  route 1.292ns (75.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 245.935 - 240.000 ) 
    Source Clock Delay      (SCD):    6.588ns = ( 246.171 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.654   246.171    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.419   246.590 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.292   247.882    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.482   245.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.245    
                         clock uncertainty           -0.197   246.049    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.185   245.864    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.864    
                         arrival time                        -247.882    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.678ns  (logic 1.344ns (80.074%)  route 0.334ns (19.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 245.938 - 240.000 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 246.172 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.655   246.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.516 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.334   247.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X20Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.485   245.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X20Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.248    
                         clock uncertainty           -0.197   246.052    
    SLICE_X20Y22         FDRE (Setup_fdre_C_D)       -0.217   245.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.835    
                         arrival time                        -247.851    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.067%)  route 1.253ns (74.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 245.934 - 240.000 ) 
    Source Clock Delay      (SCD):    6.585ns = ( 246.168 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.651   246.168    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.419   246.587 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.253   247.840    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X22Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.481   245.934    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X22Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.244    
                         clock uncertainty           -0.197   246.048    
    SLICE_X22Y22         FDCE (Setup_fdce_C_D)       -0.222   245.826    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.826    
                         arrival time                        -247.840    
  -------------------------------------------------------------------
                         slack                                 -2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.478ns (73.217%)  route 0.175ns (26.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.469 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.175     2.644    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.076     2.582    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.149%)  route 0.278ns (41.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.378 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.278     2.656    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.075     2.581    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.394ns (69.646%)  route 0.172ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.386 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.172     2.558    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)        -0.026     2.480    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.390ns (65.103%)  route 0.209ns (34.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.382 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.209     2.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.004     2.510    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.478ns (74.224%)  route 0.166ns (25.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.470 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.166     2.636    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.047     2.553    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.587%)  route 0.544ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X29Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     2.135 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.544     2.679    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/ADDRA[0]
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X28Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.090     2.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.222%)  route 0.523ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDCE (Prop_fdce_C_Q)         0.141     2.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.523     2.656    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0][0]
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.505    
    SLICE_X23Y22         FDCE (Hold_fdce_C_D)         0.061     2.566    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.492ns (81.262%)  route 0.113ns (18.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.484 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.113     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X20Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.817     2.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X20Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.310    
                         clock uncertainty            0.197     2.507    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)        -0.002     2.505    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.388ns (57.049%)  route 0.292ns (42.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.548     1.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X20Y23         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.380 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.292     2.672    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X21Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X21Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.308    
                         clock uncertainty            0.197     2.505    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.070     2.575    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.492ns (73.775%)  route 0.175ns (26.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X20Y24         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.483 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.175     2.658    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X19Y23         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism             -0.299     2.309    
                         clock uncertainty            0.197     2.506    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.005     2.511    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.580ns (13.612%)  route 3.681ns (86.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          3.054     7.314    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X40Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.566     7.759    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X40Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.230     7.989    
                         clock uncertainty           -0.083     7.906    
    SLICE_X40Y18         FDCE (Recov_fdce_C_CLR)     -0.405     7.501    unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.580ns (13.612%)  route 3.681ns (86.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          3.054     7.314    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X40Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.566     7.759    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X40Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism              0.230     7.989    
                         clock uncertainty           -0.083     7.906    
    SLICE_X40Y18         FDCE (Recov_fdce_C_CLR)     -0.405     7.501    unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.626%)  route 3.676ns (86.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          3.050     7.309    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X41Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.566     7.759    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X41Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.230     7.989    
                         clock uncertainty           -0.083     7.906    
    SLICE_X41Y18         FDCE (Recov_fdce_C_CLR)     -0.405     7.501    unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          2.904     7.164    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X41Y17         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.568     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X41Y17         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.230     7.991    
                         clock uncertainty           -0.083     7.908    
    SLICE_X41Y17         FDCE (Recov_fdce_C_CLR)     -0.405     7.503    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.909%)  route 2.850ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          2.223     6.483    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X43Y20         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.565     7.758    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X43Y20         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X43Y20         FDCE (Recov_fdce_C_CLR)     -0.405     7.500    unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.909%)  route 2.850ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.745     3.053    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     3.509 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.627     4.136    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.260 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          2.223     6.483    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X43Y20         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.565     7.758    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X43Y20         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X43Y20         FDCE (Recov_fdce_C_CLR)     -0.405     7.500    unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.669%)  route 1.282ns (87.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.028     2.395    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X43Y20         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.850     1.220    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X43Y20         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.262     0.958    
    SLICE_X43Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.866    unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.669%)  route 1.282ns (87.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.028     2.395    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X43Y20         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.850     1.220    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X43Y20         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.262     0.958    
    SLICE_X43Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.866    unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.186ns (10.452%)  route 1.594ns (89.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.340     2.706    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X41Y17         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.853     1.223    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X41Y17         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X41Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.899ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.186ns (10.106%)  route 1.654ns (89.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.401     2.767    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X41Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.852     1.222    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X41Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.262     0.960    
    SLICE_X41Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.186ns (10.082%)  route 1.659ns (89.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.405     2.771    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X40Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.852     1.222    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X40Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.262     0.960    
    SLICE_X40Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.186ns (10.082%)  route 1.659ns (89.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X39Y34         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.254     1.321    unity_i/inverter_0/in_sig
    SLICE_X38Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.366 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=40, routed)          1.405     2.771    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X40Y18         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.852     1.222    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X40Y18         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism             -0.262     0.960    
    SLICE_X40Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.904    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.796ns,  Total Violation      -25.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.618%)  route 1.684ns (74.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.817   268.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.855    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.618%)  route 1.684ns (74.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.817   268.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.855    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.618%)  route 1.684ns (74.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.817   268.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.855    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.618%)  route 1.684ns (74.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.817   268.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.855    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.618%)  route 1.684ns (74.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.817   268.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.855    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.667%)  route 1.680ns (74.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   268.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X23Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.851    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.667%)  route 1.680ns (74.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   268.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X23Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.851    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.667%)  route 1.680ns (74.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   268.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X23Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.851    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.667%)  route 1.680ns (74.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 266.350 - 260.417 ) 
    Source Clock Delay      (SCD):    6.591ns = ( 266.591 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.657   266.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X22Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.456   267.047 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.867   267.914    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124   268.038 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   268.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.480   266.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.660    
                         clock uncertainty           -0.197   266.464    
    SLICE_X23Y23         FDCE (Recov_fdce_C_CLR)     -0.405   266.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.059    
                         arrival time                        -268.851    
  -------------------------------------------------------------------
                         slack                                 -2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.860%)  route 0.541ns (72.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.307     2.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.860%)  route 0.541ns (72.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.307     2.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.860%)  route 0.541ns (72.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.307     2.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.860%)  route 0.541ns (72.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.307     2.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X23Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.699%)  route 0.546ns (72.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.312     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.699%)  route 0.546ns (72.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.312     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.699%)  route 0.546ns (72.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.312     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.699%)  route 0.546ns (72.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.312     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.699%)  route 0.546ns (72.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.312     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X22Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.813     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X22Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.306    
                         clock uncertainty            0.197     2.503    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.411    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.642ns (14.207%)  route 3.877ns (85.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.257    11.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y17         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.319    26.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.144    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.642ns (14.207%)  route 3.877ns (85.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.257    11.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y17         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.319    26.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.144    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.642ns (14.207%)  route 3.877ns (85.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.257    11.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y17         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y17         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.540    
                         clock uncertainty           -0.077    26.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.319    26.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.144    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X29Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X29Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X29Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.292ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X28Y16         FDCE (Recov_fdce_C_CLR)     -0.361    26.103    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.103    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.292    

Slack (MET) :             15.334ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X28Y16         FDCE (Recov_fdce_C_CLR)     -0.319    26.145    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.334    

Slack (MET) :             15.334ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.642ns (15.183%)  route 3.586ns (84.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.967    10.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y16         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y16         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X28Y16         FDCE (Recov_fdce_C_CLR)     -0.319    26.145    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 15.334    

Slack (MET) :             15.405ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.642ns (15.764%)  route 3.431ns (84.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.649     6.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     7.101 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          2.620     9.721    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.811    10.656    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X29Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.493    25.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X29Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.542    
                         clock uncertainty           -0.077    26.465    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405    26.060    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 15.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.291%)  route 0.428ns (69.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.185     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X25Y14         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.600     2.015    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.923    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.291%)  route 0.428ns (69.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.185     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X25Y14         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X25Y14         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.600     2.015    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.923    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.803%)  route 0.508ns (73.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.265     2.692    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X23Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.600     2.014    
    SLICE_X23Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.803%)  route 0.508ns (73.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.265     2.692    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X23Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism             -0.600     2.014    
    SLICE_X23Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.803%)  route 0.508ns (73.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.265     2.692    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X23Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism             -0.600     2.014    
    SLICE_X23Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.636%)  route 0.512ns (73.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.269     2.696    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X22Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism             -0.600     2.014    
    SLICE_X22Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.636%)  route 0.512ns (73.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X23Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.243     2.382    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.427 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.269     2.696    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X22Y15         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y15         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism             -0.600     2.014    
    SLICE_X22Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.981%)  route 0.538ns (72.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.304     2.738    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.600     2.007    
    SLICE_X23Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.981%)  route 0.538ns (72.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.304     2.738    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.600     2.007    
    SLICE_X23Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.981%)  route 0.538ns (72.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.547     1.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X24Y24         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.234     2.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X23Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.434 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.304     2.738    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X23Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=120, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X23Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.600     2.007    
    SLICE_X23Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.823    





