Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,696
design__instance__area,5004.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004901592037640512
power__switching__total,0.0002256537991343066
power__leakage__total,6.7197269970620255E-9
power__total,0.0007158197113312781
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2531872838603877
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2529327374692177
timing__hold__ws__corner:nom_tt_025C_1v80,0.3207429967962293
timing__setup__ws__corner:nom_tt_025C_1v80,14.099347866079121
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320743
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25545152827199663
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2552105543576866
timing__hold__ws__corner:nom_ss_100C_1v60,0.8678199515742907
timing__setup__ws__corner:nom_ss_100C_1v60,10.407487610743361
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867820
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.407488
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25255395711807854
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25232322501146026
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1130783276798925
timing__setup__ws__corner:nom_ff_n40C_1v95,14.672560470796748
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113078
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,11
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25218222668334517
clock__skew__worst_setup,0.2520098645538974
timing__hold__ws,0.11075962682738552
timing__setup__ws,10.365093965393681
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110760
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.365094
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,696
design__instance__area__stdcell,5004.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.303444
design__instance__utilization__stdcell,0.303444
design__instance__count__class:buffer,1
design__instance__count__class:inverter,4
design__instance__count__class:sequential_cell,86
design__instance__count__class:multi_input_combinational_cell,267
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1235
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6990.56
design__violations,0
design__instance__count__class:timing_repair_buffer,99
design__instance__count__class:clock_buffer,12
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,84
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,485
route__net__special,2
route__drc_errors__iter:1,158
route__wirelength__iter:1,7820
route__drc_errors__iter:2,39
route__wirelength__iter:2,7759
route__drc_errors__iter:3,25
route__wirelength__iter:3,7713
route__drc_errors__iter:4,0
route__wirelength__iter:4,7713
route__drc_errors,0
route__wirelength,7713
route__vias,2903
route__vias__singlecut,2903
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,182.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25289931975523133
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25273073238417404
timing__hold__ws__corner:min_tt_025C_1v80,0.3174066654905704
timing__setup__ws__corner:min_tt_025C_1v80,14.136074044772409
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317407
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2549927841052474
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2548344107863055
timing__hold__ws__corner:min_ss_100C_1v60,0.8589258991613264
timing__setup__ws__corner:min_ss_100C_1v60,10.45333982295717
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.858926
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.453340
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25218222668334517
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2520098645538974
timing__hold__ws__corner:min_ff_n40C_1v95,0.11075962682738552
timing__setup__ws__corner:min_ff_n40C_1v95,14.69689034293569
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110760
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2545589644461058
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25416022783553466
timing__hold__ws__corner:max_tt_025C_1v80,0.32371983787634756
timing__setup__ws__corner:max_tt_025C_1v80,14.066904483846754
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323720
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,11
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25648370264718257
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25609751155714444
timing__hold__ws__corner:max_ss_100C_1v60,0.8781269293595045
timing__setup__ws__corner:max_ss_100C_1v60,10.365093965393681
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.878127
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.365094
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25397709654244344
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25388528109571024
timing__hold__ws__corner:max_ff_n40C_1v95,0.1152116767931962
timing__setup__ws__corner:max_ff_n40C_1v95,14.651126948566363
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115212
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,43
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000781877
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000760146
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000124807
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000760146
design_powergrid__voltage__worst,0.0000760146
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000781877
design_powergrid__drop__worst__net:VPWR,0.0000781877
design_powergrid__voltage__worst__net:VGND,0.0000760146
design_powergrid__drop__worst__net:VGND,0.0000760146
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012200000000000000083201674716537610265731927938759326934814453125
ir__drop__worst,0.0000782000000000000034493241596322832265286706387996673583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
