#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 10 17:17:33 2024
# Process ID: 5804
# Current directory: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5880 C:\Users\csy\Desktop\Study\Logic2024\tetris\tetris\tetris.xpr
# Log file: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/vivado.log
# Journal file: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris\vivado.jou
# Running On: LAPTOP-LCA5B7K9, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 14710 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/over.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/start.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/play.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1681.375 ; gain = 274.141
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/top.dcp
reset_run blk_mem_gen_start_synth_1
reset_run blk_mem_gen_over_synth_1
reset_run blk_mem_gen_play_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_start'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2023.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_start'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2023.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
update_files -from_files C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/over.coe -to_files C:/Users/csy/Desktop/Study/Logic2024/tetris/over.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/over.coe' with file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/over.coe'.
update_files -from_files C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/play.coe -to_files C:/Users/csy/Desktop/Study/Logic2024/tetris/play.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/play.coe' with file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/play.coe'.
update_files -from_files C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/start.coe -to_files C:/Users/csy/Desktop/Study/Logic2024/tetris/start.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/start.coe' with file 'C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/start.coe'.
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_start'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2023.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_start'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2023.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_start'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/over.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/over.coe'
set_property CONFIG.Coe_File {C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/over.coe} [get_ips blk_mem_gen_over]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/over.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/over.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/play.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/play.coe'
set_property CONFIG.Coe_File {C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/play.coe} [get_ips blk_mem_gen_play]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/play.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/play.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/start.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/start.coe'
set_property CONFIG.Coe_File {C:/Users/csy/Desktop/Study/Logic2024/tetris/coe/start.coe} [get_ips blk_mem_gen_start]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/csy/Desktop/Study/Logic2024/tetris/coe/start.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/start.coe'
generate_target all [get_files  C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/ip/blk_mem_gen_start/blk_mem_gen_start.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_start'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.973 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_start] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_start
export_ip_user_files -of_objects [get_files C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/ip/blk_mem_gen_start/blk_mem_gen_start.xci] -no_script -sync -force -quiet
launch_runs blk_mem_gen_start_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_start
[Mon Jun 10 17:21:26 2024] Launched blk_mem_gen_start_synth_1...
Run output will be captured here: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/blk_mem_gen_start_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/ip/blk_mem_gen_start/blk_mem_gen_start.xci] -directory C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.ip_user_files -ipstatic_source_dir C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.cache/compile_simlib/modelsim} {questa=C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.cache/compile_simlib/questa} {riviera=C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.cache/compile_simlib/riviera} {activehdl=C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jun 10 17:21:31 2024] Launched blk_mem_gen_start_synth_1, blk_mem_gen_over_synth_1, blk_mem_gen_play_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_start_synth_1: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/blk_mem_gen_start_synth_1/runme.log
blk_mem_gen_over_synth_1: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/blk_mem_gen_over_synth_1/runme.log
blk_mem_gen_play_synth_1: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/blk_mem_gen_play_synth_1/runme.log
synth_1: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/runme.log
[Mon Jun 10 17:21:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/impl_1/runme.log
