Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jul 18 13:25:14 2022
| Host         : TELOPS250 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_32_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_257_top
| Device       : 7k160tfbg676-1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                             Instance                            |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_257_top                                                     |                                                                     (top) |      52045 |      41283 |    8548 | 2214 | 63417 |     97 |     38 |           16 |
|   (fir_257_top)                                                 |                                                                     (top) |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|   AXIL_DEMUX                                                    |                                                        axil32_addr_demux4 |        126 |        126 |       0 |    0 |     0 |      0 |      0 |            0 |
|   CORE_BD                                                       |                                                                bd_wrapper |      48596 |      38083 |    8548 | 1965 | 57646 |     85 |     35 |            0 |
|     (CORE_BD)                                                   |                                                                bd_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     core_wrapper_i                                              |                                                              core_wrapper |      48595 |      38082 |    8548 | 1965 | 57646 |     85 |     35 |            0 |
|       (core_wrapper_i)                                          |                                                              core_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       core_i                                                    |                                                                      core |      48595 |      38082 |    8548 | 1965 | 57646 |     85 |     35 |            0 |
|         (core_i)                                                |                                                                      core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         INTC                                                    |                                                           INTC_imp_PABUAD |        199 |        167 |      32 |    0 |   210 |      0 |      0 |            0 |
|           microblaze_0_axi_intc                                 |                                              core_microblaze_0_axi_intc_0 |        199 |        167 |      32 |    0 |   210 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                                 |                                              core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCU                                                     |                                                            MCU_imp_N4RJ0G |       1718 |       1509 |      64 |  145 |  1742 |     64 |      0 |            0 |
|           mdm_1                                                 |                                                              core_mdm_1_0 |        374 |        286 |       0 |   88 |   342 |      0 |      0 |            0 |
|           microblaze_0                                          |                                                       core_microblaze_0_0 |       1278 |       1157 |      64 |   57 |  1340 |      0 |      0 |            0 |
|           microblaze_0_local_memory                             |                                      microblaze_0_local_memory_imp_LRV7VF |         66 |         66 |       0 |    0 |    60 |     64 |      0 |            0 |
|         MemoryBuffer                                            |                                                   MemoryBuffer_imp_SPXWA4 |      44218 |      33988 |    8436 | 1794 | 52541 |     21 |     33 |            0 |
|           axi_cdma_0                                            |                                                         core_axi_cdma_0_0 |       2310 |       2088 |       0 |  222 |  3225 |      0 |      0 |            0 |
|           axi_cdma_1                                            |                                                         core_axi_cdma_1_0 |       2303 |       2082 |       0 |  221 |  2935 |      0 |      0 |            0 |
|           axi_datamover_0                                       |                                                    core_axi_datamover_0_0 |       1920 |       1663 |       0 |  257 |  1915 |      5 |      1 |            0 |
|           axi_interconnect_0                                    |                                                 core_axi_interconnect_0_0 |       2200 |       1460 |     736 |    4 |  3583 |      0 |      0 |            0 |
|           axi_interconnect_1                                    |                                                 core_axi_interconnect_1_0 |       2200 |       1460 |     736 |    4 |  3583 |      0 |      0 |            0 |
|           buffer_interconnect_0                                 |                                              core_buffer_interconnect_0_0 |      12026 |       8436 |    3580 |   10 | 21196 |     16 |     32 |            0 |
|           dimm0_ctrl                                            |                                                         core_dimm0_ctrl_0 |      10621 |       8396 |    1688 |  537 |  8052 |      0 |      0 |            0 |
|           dimm1_ctrl                                            |                                                         core_dimm1_ctrl_0 |      10643 |       8408 |    1696 |  539 |  8052 |      0 |      0 |            0 |
|         axi_gpio                                                |                                                           core_axi_gpio_0 |         43 |         43 |       0 |    0 |    52 |      0 |      0 |            0 |
|           U0                                                    |                                                   core_axi_gpio_0axi_gpio |         43 |         43 |       0 |    0 |    52 |      0 |      0 |            0 |
|         axi_hwicap_0                                            |                                                       core_axi_hwicap_0_0 |        336 |        336 |       0 |    0 |   978 |      0 |      2 |            0 |
|           U0                                                    |                                             core_axi_hwicap_0_0axi_hwicap |        336 |        336 |       0 |    0 |   978 |      0 |      2 |            0 |
|         axi_iic_0                                               |                                                          core_axi_iic_0_0 |        402 |        392 |       0 |   10 |   366 |      0 |      0 |            0 |
|           U0                                                    |                                                   core_axi_iic_0_0axi_iic |        402 |        392 |       0 |   10 |   366 |      0 |      0 |            0 |
|         axi_interconnect_0                                      |                                                 core_axi_interconnect_0_1 |        401 |        401 |       0 |    0 |   280 |      0 |      0 |            0 |
|           s00_couplers                                          |                                                  s00_couplers_imp_134BMC2 |         17 |         17 |       0 |    0 |   144 |      0 |      0 |            0 |
|           xbar                                                  |                                                               core_xbar_3 |        384 |        384 |       0 |    0 |   136 |      0 |      0 |            0 |
|         axi_quad_spi_0                                          |                                                     core_axi_quad_spi_0_0 |        366 |        348 |      16 |    2 |   566 |      0 |      0 |            0 |
|           (axi_quad_spi_0)                                      |                                                     core_axi_quad_spi_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                    |                                         core_axi_quad_spi_0_0axi_quad_spi |        366 |        348 |      16 |    2 |   566 |      0 |      0 |            0 |
|         axi_timer_0                                             |                                                        core_axi_timer_0_0 |        281 |        281 |       0 |    0 |   216 |      0 |      0 |            0 |
|           U0                                                    |                                               core_axi_timer_0_0axi_timer |        281 |        281 |       0 |    0 |   216 |      0 |      0 |            0 |
|         axi_uart_fpga_output                                    |                                               core_axi_uart_fpga_output_0 |        339 |        326 |       0 |   13 |   300 |      0 |      0 |            0 |
|           U0                                                    |                                  core_axi_uart_fpga_output_0axi_uart16550 |        339 |        326 |       0 |   13 |   300 |      0 |      0 |            0 |
|         clk_wiz_1                                               |                                                          core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                                  |                                  core_clk_wiz_1_0core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         rst_clk_wiz_1_100M                                      |                                                 core_rst_clk_wiz_1_100M_0 |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|           U0                                                    |                                   core_rst_clk_wiz_1_100M_0proc_sys_reset |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|         xadc_wiz_0                                              |                                                         core_xadc_wiz_0_0 |        276 |        276 |       0 |    0 |   364 |      0 |      0 |            0 |
|           U0                                                    |                               core_xadc_wiz_0_0core_xadc_wiz_0_0_axi_xadc |        276 |        276 |       0 |    0 |   364 |      0 |      0 |            0 |
|   MGT                                                           |                                                       storage_mgt_wrapper |       1584 |       1335 |       0 |  249 |  3521 |      8 |      2 |            0 |
|     (MGT)                                                       |                                                       storage_mgt_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     FROM_PROC_FIFO                                              |                                                      t_axi4_stream64_fifo |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|       agen_d512.t_axi4_stream64_afifo_d512_inst                 |                                                t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|         U0                                                      |                         t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|           inst_fifo_gen                                         |                   t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_synth |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|     MGT                                                         |                                                                 mgt_block |       1429 |       1180 |       0 |  249 |  3212 |      6 |      0 |            0 |
|       (MGT)                                                     |                                                                 mgt_block |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                      |                                                                  MGT_CTRL |         92 |         92 |       0 |    0 |   175 |      0 |      0 |            0 |
|         (CTRL)                                                  |                                                                  MGT_CTRL |         91 |         91 |       0 |    0 |   143 |      0 |      0 |            0 |
|         core_sync                                               |                                                     double_sync_vector__1 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |            0 |
|         exp_loopback_sync                                       |                                        double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         exp_pwrdown_sync                                        |                                                            double_sync__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pll_sync                                                |                                                        double_sync_vector |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         sync_resetn_inst                                        |                                                            sync_resetn__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       EXP                                                       |                                                                   exp_mgt |       1233 |        985 |       0 |  248 |  2597 |      2 |      0 |            0 |
|         inst                                                    |                                                      exp_mgt_exp_mgt_core |       1233 |        985 |       0 |  248 |  2597 |      2 |      0 |            0 |
|           (inst)                                                |                                                      exp_mgt_exp_mgt_core |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           aurora_lane_0_i                                       |                                               exp_mgt_exp_mgt_AURORA_LANE |         76 |         75 |       0 |    1 |   235 |      0 |      0 |            0 |
|           aurora_lane_1_i                                       |                                             exp_mgt_exp_mgt_AURORA_LANE_0 |         61 |         60 |       0 |    1 |   236 |      0 |      0 |            0 |
|           axi_to_ll_data_i                                      |                                                 exp_mgt_exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           core_reset_logic_i                                    |                                               exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|           exp_mgt_wrapper_i                                     |                                                   exp_mgt_exp_mgt_WRAPPER |        740 |        634 |       0 |  106 |  1708 |      2 |      0 |            0 |
|           global_logic_i                                        |                                              exp_mgt_exp_mgt_GLOBAL_LOGIC |         52 |         52 |       0 |    0 |    40 |      0 |      0 |            0 |
|           gt_reset_sync                                         |                                                  exp_mgt_exp_mgt_rst_sync |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|           reset_pb_sync                                         |                                                exp_mgt_exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|           rx_ll_i                                               |                                                     exp_mgt_exp_mgt_RX_LL |        212 |         72 |       0 |  140 |   134 |      0 |      0 |            0 |
|           standard_cc_module_i                                  |                                        exp_mgt_exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |    61 |      0 |      0 |            0 |
|           tx_ll_i                                               |                                                     exp_mgt_exp_mgt_TX_LL |         70 |         70 |       0 |    0 |   155 |      0 |      0 |            0 |
|       EXP_CLOCK                                                 |                                                      exp_mgt_clock_module |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                                      |                                                 exp_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_COMMON                                                |                                                 exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                                      |                                            exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_RESET                                                 |                                               exp_mgt_support_reset_logic |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|         U1                                                      |                                          exp_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|           (U1)                                                  |                                          exp_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    11 |      0 |      0 |            0 |
|           u_rst_sync_gt                                         |                                                   exp_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|       U1                                                        |                                             t_axi4_stream_wr64_rd128_fifo |         50 |         50 |       0 |    0 |   244 |      2 |      0 |            0 |
|         (U1)                                                    |                                             t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sgen_wr32_rd64_d32_async.fwft_afifo_wr66_rd132_d32_inst |                                                 fwft_afifo_wr66_rd132_d32 |         47 |         47 |       0 |    0 |   244 |      2 |      0 |            0 |
|           U0                                                    |                          fwft_afifo_wr66_rd132_d32_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |   244 |      2 |      0 |            0 |
|       U2                                                        |                                             t_axi4_stream_wr128_rd64_fifo |         51 |         51 |       0 |    0 |   180 |      2 |      0 |            0 |
|         (U2)                                                    |                                             t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32_sync.fwft_afifo_wr132_rd66_d16_inst |                                                 fwft_afifo_wr132_rd66_d16 |         48 |         48 |       0 |    0 |   180 |      2 |      0 |            0 |
|           U0                                                    |                          fwft_afifo_wr132_rd66_d16_fifo_generator_v13_1_2 |         48 |         48 |       0 |    0 |   180 |      2 |      0 |            0 |
|     TO_PROC_FIFO                                                |                                      t_axi4_stream64_fifo__parameterized1 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst                   |                                                 t_axi4_stream64_afifo_d16 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|         U0                                                      |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|           inst_fifo_gen                                         |                    t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_synth |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|     U2                                                          |                                                                  mgt_init |         18 |         18 |       0 |    0 |    20 |      0 |      0 |            0 |
|   U1                                                            |                                                         Buffering_wrapper |       1722 |       1722 |       0 |    0 |  2250 |      4 |      1 |           16 |
|     AXIL_MEM                                                    |                                                     memory_access_handler |        100 |        100 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U1                                                          |                                                            axis64_tid_gen |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       (U1)                                                      |                                                            axis64_tid_gen |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                                        |                                                            sync_resetn__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U2                                                          |                                                                 Buffering |       1620 |       1620 |       0 |    0 |  2247 |      4 |      1 |           16 |
|       (U2)                                                      |                                                                 Buffering |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       BUF_CTRL                                                  |                                                            Buffering_Ctrl |         61 |         61 |       0 |    0 |   501 |      0 |      0 |            0 |
|         (BUF_CTRL)                                              |                                                            Buffering_Ctrl |         56 |         56 |       0 |    0 |   484 |      0 |      0 |            0 |
|         U0A                                                     |                                                            sync_resetn__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                                     |                                                            double_sync__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1C                                                     |                                                            double_sync__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1D                                                     |                                                                 Pulse_gen |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U1E                                                     |                                                            double_sync__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3B                                                     |                                                           double_sync__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3D                                                     |                                                           double_sync__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       FSM                                                       |                                                             BUFFERING_FSM |       1286 |       1286 |       0 |    0 |  1264 |      0 |      0 |           16 |
|         (FSM)                                                   |                                                             BUFFERING_FSM |       1286 |       1286 |       0 |    0 |  1260 |      0 |      0 |           16 |
|         WL_sync                                                 |                                                               double_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                         |                                                             sync_reset__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U11                                                       |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |    54 |      0 |      0 |            0 |
|         (U11)                                                   |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |    52 |      0 |      0 |            0 |
|         sync_reset_inst                                         |                                                             sync_reset__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U16                                                       |                                                          axis64_hole_sync |        111 |        111 |       0 |    0 |   213 |      0 |      0 |            0 |
|         (U16)                                                   |                                                          axis64_hole_sync |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                                      |                                                             sync_reset__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                                      |                                                                axis64_reg |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (U2)                                                  |                                                                axis64_reg |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                                    |                                                             sync_reset__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                           |                                                     axis64_img_boundaries |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                       |                                                     axis64_img_boundaries |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                                    |                                                               sync_resetn |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                                        |                                                       axis16_merge_axis64 |         33 |         33 |       0 |    0 |   106 |      0 |      0 |            0 |
|         U1                                                      |                                                    ip_axis16_merge_axis64 |         33 |         33 |       0 |    0 |   106 |      0 |      0 |            0 |
|           (U1)                                                  |                                                    ip_axis16_merge_axis64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                                  | ip_axis16_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         33 |         33 |       0 |    0 |   106 |      0 |      0 |            0 |
|       U27                                                       |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |    32 |      0 |      0 |            0 |
|         (U27)                                                   |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |    30 |      0 |      0 |            0 |
|         r0                                                      |                                                                sync_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                                        |                                                          buffer_table_ram |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|         U0                                                      |                                       buffer_table_ram_blk_mem_gen_v8_3_4 |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                                      |                                 buffer_table_ram_blk_mem_gen_v8_3_4_synth |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|       U7                                                        |                                                         shift_registers_x |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U8                                                        |                                      t_axi4_stream64_fifo__parameterized3 |         51 |         51 |       0 |    0 |    75 |      1 |      1 |            0 |
|         (U8)                                                    |                                      t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst               |                                                t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|           U0                                                    |                         t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


