$date
	Wed Feb 28 22:35:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demultiplexer_1to4_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " in $end
$var reg 2 # sel [1:0] $end
$scope module f1 $end
$var wire 1 " in $end
$var wire 2 $ sel [1:0] $end
$var wire 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#2
b0 !
b0 %
b0 #
b0 $
0"
#4
b1 #
b1 $
#6
b10 #
b10 $
#8
b11 #
b11 $
#10
b1000 !
b1000 %
b0 #
b0 $
1"
#12
b100 !
b100 %
b1 #
b1 $
#14
b10 !
b10 %
b10 #
b10 $
#16
b1 !
b1 %
b11 #
b11 $
#50
