Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  5 16:55:05 2023
| Host         : fpgalab107 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      7 |            4 |
|      8 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              36 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+-------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------+-------------------+------------------+----------------+
| ~clk_i_IBUF_BUFG |                                     |                   |                1 |              1 |
|  displayer/d/CLK |                                     |                   |                1 |              4 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[23]_i_1_n_0 |                   |                2 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[7]_i_1_n_0  |                   |                3 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[31]_i_1_n_0 |                   |                3 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[15]_i_1_n_0 |                   |                2 |              7 |
|  displayer/d/CLK | displayer/display_value[7]_i_1_n_0  |                   |                2 |              8 |
|  clk_i_IBUF_BUFG |                                     |                   |                5 |             11 |
| ~clk_i_IBUF_BUFG |                                     | displayer/d/clear |                8 |             31 |
+------------------+-------------------------------------+-------------------+------------------+----------------+


