#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 12 23:25:05 2025
# Process ID         : 595103
# Current directory  : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl
# Command line       : vivado -mode tcl -source upload.tcl
# Log file           : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.log
# Journal file       : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.jou
# Running On         : hyperion
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor
# CPU Frequency      : 5305.258 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 32670 MB
# Swap memory        : 35203 MB
# Total Virtual      : 67874 MB
# Available Virtual  : 41156 MB
#-----------------------------------------------------------
source upload.tcl
# set_part        xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# open_hw_manager
# connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 15:14:51
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-15:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB2E8EA
# set_property PROGRAM.FILE {../bin/SOC.bit} [get_hw_devices xc7a100t_0]
# current_hw_device [get_hw_devices xc7a100t_0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
# set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
# set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
# set_property PROGRAM.FILE {../bin/SOC.bit} [get_hw_devices xc7a100t_0]
# program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 23:25:11 2025...
