cocci_test_suite() {
	unsigned long *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 959 */;
	long cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 958 */;
	struct lpc32xx_clk_div *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 946 */;
	u8 cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 934 */;
	unsigned long cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 934 */;
	const struct clk_div_table *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 933 */;
	unsigned int cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 933 */;
	struct lpc32xx_clk_gate *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 895 */;
	enum{LPC32XX_CLK_ADC_DIV=LPC32XX_CLK_PERIPH + 1, LPC32XX_CLK_ADC_RTC, LPC32XX_CLK_TEST1, LPC32XX_CLK_TEST2, LPC32XX_CLK_OSC, LPC32XX_CLK_SYS, LPC32XX_CLK_PLL397X, LPC32XX_CLK_HCLK_DIV_PERIPH, LPC32XX_CLK_HCLK_DIV, LPC32XX_CLK_HCLK, LPC32XX_CLK_ARM, LPC32XX_CLK_ARM_VFP, LPC32XX_CLK_USB_PLL, LPC32XX_CLK_USB_DIV, LPC32XX_CLK_USB, LPC32XX_CLK_PERIPH_HCLK_MUX, LPC32XX_CLK_PERIPH_ARM_MUX, LPC32XX_CLK_SYSCLK_PERIPH_MUX, LPC32XX_CLK_SYSCLK_HCLK_MUX, LPC32XX_CLK_SYSCLK_ARM_MUX, LPC32XX_CLK_XTAL_32K, LPC32XX_CLK_XTAL, LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK_USB_I2C=LPC32XX_USB_CLK_I2C + LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK_USB_DEV=LPC32XX_USB_CLK_DEVICE + LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK_USB_HOST=LPC32XX_USB_CLK_HOST + LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK_USB_OTG=LPC32XX_USB_CLK_OTG + LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK_USB_AHB=LPC32XX_USB_CLK_AHB + LPC32XX_CLK_USB_OFFSET, LPC32XX_CLK__NULL, LPC32XX_CLK_PWM1_MUX, LPC32XX_CLK_PWM1_DIV, LPC32XX_CLK_PWM1_GATE, LPC32XX_CLK_PWM2_MUX, LPC32XX_CLK_PWM2_DIV, LPC32XX_CLK_PWM2_GATE, LPC32XX_CLK_UART3_MUX, LPC32XX_CLK_UART3_DIV, LPC32XX_CLK_UART3_GATE, LPC32XX_CLK_UART4_MUX, LPC32XX_CLK_UART4_DIV, LPC32XX_CLK_UART4_GATE, LPC32XX_CLK_UART5_MUX, LPC32XX_CLK_UART5_DIV, LPC32XX_CLK_UART5_GATE, LPC32XX_CLK_UART6_MUX, LPC32XX_CLK_UART6_DIV, LPC32XX_CLK_UART6_GATE, LPC32XX_CLK_TEST1_MUX, LPC32XX_CLK_TEST1_GATE, LPC32XX_CLK_TEST2_MUX, LPC32XX_CLK_TEST2_GATE, LPC32XX_CLK_USB_DIV_DIV, LPC32XX_CLK_USB_DIV_GATE, LPC32XX_CLK_SD_DIV, LPC32XX_CLK_SD_GATE, LPC32XX_CLK_LCD_DIV, LPC32XX_CLK_LCD_GATE, LPC32XX_CLK_HW_MAX, LPC32XX_CLK_MAX=LPC32XX_CLK_SYSCLK_ARM_MUX + 1, LPC32XX_CLK_CCF_MAX=LPC32XX_CLK_USB_AHB + 1,} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 84 */;
	struct lpc32xx_usb_clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 838 */;
	u32 cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 794 */[];
	const struct clk_div_table cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 787 */[];
	enum{LPC32XX_USB_CLK_OTG=LPC32XX_USB_CLK_HOST + 1, LPC32XX_USB_CLK_AHB, LPC32XX_USB_CLK_MAX=LPC32XX_USB_CLK_AHB + 1,} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 77 */;
	const struct clk_ops cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 760 */;
	struct regmap *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 74 */;
	u32 cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 728 */;
	struct lpc32xx_clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 727 */;
	struct clk_hw *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 725 */;
	int cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 725 */;
	struct regmap_config cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 64 */;
	u64 cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 586 */;
	struct lpc32xx_pll_clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 585 */;
	bool cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 476 */;
	void cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 402 */;
	struct lpc32xx_clk_gate cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 371 */;
	struct lpc32xx_clk_div cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 370 */;
	struct lpc32xx_clk_mux cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 369 */;
	struct lpc32xx_usb_clk cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 368 */;
	struct lpc32xx_pll_clk cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 367 */;
	struct lpc32xx_clk cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 366 */;
	struct lpc32xx_clk_gate {
		struct clk_hw hw;
		u32 reg;
		u8 bit_idx;
		u8 flags;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 359 */;
	struct lpc32xx_clk_div {
		struct clk_hw hw;
		u32 reg;
		u8 shift;
		u8 width;
		const struct clk_div_table *table;
		u8 flags;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 350 */;
	struct lpc32xx_clk_mux {
		struct clk_hw hw;
		u32 reg;
		u32 mask;
		u8 shift;
		u32 *table;
		u8 flags;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 341 */;
	struct lpc32xx_usb_clk {
		struct clk_hw hw;
		u32 ctrl_enable;
		u32 ctrl_disable;
		u32 ctrl_mask;
		u32 enable;
		u32 busy;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 332 */;
	struct lpc32xx_pll_clk {
		struct clk_hw hw;
		u32 reg;
		u32 enable;
		unsigned long m_div;
		unsigned long n_div;
		unsigned long p_div;
		enum clk_pll_mode mode;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 322 */;
	enum clk_pll_mode{PLL_UNKNOWN, PLL_DIRECT, PLL_BYPASS, PLL_DIRECT_BYPASS, PLL_INTEGER, PLL_NON_INTEGER,} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 313 */;
	struct lpc32xx_clk {
		struct clk_hw hw;
		u32 reg;
		u32 enable;
		u32 enable_mask;
		u32 disable;
		u32 disable_mask;
		u32 busy;
		u32 busy_mask;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 302 */;
	const struct clk_proto_t cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 197 */[LPC32XX_CLK_CCF_MAX]__initconst;
	int cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 187 */[];
	struct clk_proto_t {
		const char *name;
		const u8 parents[LPC32XX_CLK_PARENTS_MAX];
		u8 num_parents;
		unsigned long flags;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 179 */;
	struct clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 171 */[LPC32XX_USB_CLK_MAX];
	struct clk_onecell_data cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 166 */;
	struct clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 165 */[LPC32XX_CLK_MAX];
	void __iomem *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1493 */;
	struct clk *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1492 */;
	struct device_node *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1489 */;
	void __init cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1475 */;
	struct clk_fixed_rate *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1462 */;
	struct clk_hw_proto0 *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1436 */;
	const struct clk_ops *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1435 */;
	struct clk_init_data cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1404 */;
	const char *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1386 */[LPC32XX_CLK_PARENTS_MAX];
	struct clk_hw_proto *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1385 */;
	const struct clk_proto_t *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1384 */;
	struct clk *__initcocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1382 */;
	struct clk_hw_proto cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1221 */[LPC32XX_CLK_HW_MAX];
	struct clk_hw_proto {
		enum lpc32xx_clk_type type;
		union {
			struct clk_fixed_rate f;
			struct clk_hw_proto0 hw0;
			struct clk_hw_proto1 hw1;
		};
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1073 */;
	struct clk_hw_proto1 {
		struct clk_hw_proto0 *mux;
		struct clk_hw_proto0 *div;
		struct clk_hw_proto0 *gate;
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1067 */;
	struct clk_hw_proto0 {
		const struct clk_ops *ops;
		union {
			struct lpc32xx_pll_clk pll;
			struct lpc32xx_clk clk;
			struct lpc32xx_usb_clk usb_clk;
			struct lpc32xx_clk_mux mux;
			struct lpc32xx_clk_div div;
			struct lpc32xx_clk_gate gate;
		};
	} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1055 */;
	enum lpc32xx_clk_type{CLK_FIXED, CLK_MUX, CLK_DIV, CLK_GATE, CLK_COMPOSITE, CLK_LPC32XX, CLK_LPC32XX_PLL, CLK_LPC32XX_USB,} cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1044 */;
	struct lpc32xx_clk_mux *cocci_id/* drivers/clk/nxp/clk-lpc32xx.c 1000 */;
}
