// Seed: 4097963971
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  always @(posedge 1'h0) begin
    wait (id_2);
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output logic id_4,
    input wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply1 id_13,
    input wire id_14,
    input uwire id_15
);
  initial begin
    id_4 <= 1;
  end
  wire id_17, id_18;
  module_0(
      id_18, id_17, id_18
  );
endmodule
