

================================================================
== Vivado HLS Report for 'ddr_hls_test'
================================================================
* Date:           Wed Aug 15 03:52:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ddr_hls_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       ?|       ?|         1|          -|          -|      ?|    no    |
        |- Loop 2     |       ?|       ?|    204803|          -|          -|      ?|    no    |
        | + Loop 2.1  |   92160|   92160|         9|          -|          -|  10240|    no    |
        | + Loop 2.2  |  112640|  112640|        11|          -|          -|  10240|    no    |
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    321|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     792|   1126|
|Memory           |       24|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    266|
|Register         |        -|      -|     439|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       28|      0|    1231|   1713|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |ddr_hls_test_BUS_A_s_axi_U  |ddr_hls_test_BUS_A_s_axi  |        0|      0|  226|  360|
    |ddr_hls_test_gmem_m_axi_U   |ddr_hls_test_gmem_m_axi   |        4|      0|  566|  766|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        4|      0|  792| 1126|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |addr_bram_U  |ddr_hls_test_addrbkb  |       24|  0|   0|  10240|   24|     1|       245760|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                      |       24|  0|   0|  10240|   24|     1|       245760|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_317_p2             |     +    |      0|  0|  19|          14|           1|
    |i_fu_269_p2               |     +    |      0|  0|  19|          14|           1|
    |j_1_fu_253_p2             |     +    |      0|  0|  38|          31|           1|
    |saMaster2_sum3_fu_337_p2  |     +    |      0|  0|  37|          30|          30|
    |saMaster2_sum_fu_288_p2   |     +    |      0|  0|  37|          30|          30|
    |tmp_2_fu_280_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_328_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_263_p2       |   icmp   |      0|  0|  13|          14|          14|
    |exitcond_fu_311_p2        |   icmp   |      0|  0|  13|          14|          14|
    |tmp_1_fu_248_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_355_p2           |   icmp   |      0|  0|  29|          64|          64|
    |tmp_fu_233_p2             |   icmp   |      0|  0|  18|          32|          11|
    |res_check_1_fu_360_p2     |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 321|         340|         263|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |addr_bram_address0           |   15|          3|   14|         42|
    |ap_NS_fsm                    |  113|         24|    1|         24|
    |ap_sig_ioackin_gmem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    9|          2|    1|          2|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |hls_check                    |   15|          3|   32|         96|
    |i_1_reg_194                  |    9|          2|   14|         28|
    |i_2_reg_205                  |    9|          2|   14|         28|
    |j_reg_183                    |    9|          2|   31|         62|
    |res_check_fu_94              |    9|          2|    1|          2|
    |start_signal_o               |   15|          3|   32|         96|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  266|         57|  147|        394|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  23|   0|   23|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_472     |  64|   0|   64|          0|
    |i_1_cast2_reg_409            |  14|   0|   32|         18|
    |i_1_reg_194                  |  14|   0|   14|          0|
    |i_2_reg_205                  |  14|   0|   14|          0|
    |i_3_reg_446                  |  14|   0|   14|          0|
    |i_reg_417                    |  14|   0|   14|          0|
    |j_1_reg_401                  |  31|   0|   31|          0|
    |j_cast_reg_392               |  31|   0|   32|          1|
    |j_reg_183                    |  31|   0|   31|          0|
    |res_check_fu_94              |   1|   0|    1|          0|
    |run_cnt_reg_387              |  32|   0|   32|          0|
    |saMaster2_sum3_reg_461       |  30|   0|   30|          0|
    |saMaster2_sum_reg_432        |  30|   0|   30|          0|
    |tmp_10_cast_reg_371          |  29|   0|   30|          1|
    |tmp_2_reg_427                |  32|   0|   32|          0|
    |tmp_s_reg_456                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 439|   0|  459|         20|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_AWREADY  | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_AWADDR   |  in |    6|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WVALID   |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WREADY   | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WDATA    |  in |   32|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WSTRB    |  in |    4|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARVALID  |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARREADY  | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARADDR   |  in |    6|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RVALID   | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RREADY   |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RDATA    | out |   32|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RRESP    | out |    2|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BVALID   | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BREADY   |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BRESP    | out |    2|    s_axi   |     BUS_A    |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | ddr_hls_test | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | ddr_hls_test | return value |
|interrupt            | out |    1| ap_ctrl_hs | ddr_hls_test | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR    | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN     | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA     | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB     | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR    | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN     | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA     |  in |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |     gmem     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (tmp_1)
4 --> 
	5  / (!exitcond1)
	13  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	4  / true
13 --> 
	14  / (!exitcond)
	3  / (exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%saMaster_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %saMaster)"   --->   Operation 24 'read' 'saMaster_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %saMaster_read, i32 3, i32 31)"   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i29 %tmp_5 to i30"   --->   Operation 26 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !9"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %start_signal) nounwind, !map !15"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hls_check) nounwind, !map !19"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %num) nounwind, !map !23"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ddr_hls_test_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:11]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %num, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:12]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %start_signal, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:13]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hls_check, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:14]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 1, i32 1, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:16]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %saMaster, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 1, i32 1, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_hls_test/top.cc:16]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %hls_check, i32 1234)" [ddr_hls_test/top.cc:19]   --->   Operation 38 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [ddr_hls_test/top.cc:20]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%start_signal_read = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %start_signal)" [ddr_hls_test/top.cc:20]   --->   Operation 40 'read' 'start_signal_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %start_signal_read, 1994" [ddr_hls_test/top.cc:20]   --->   Operation 41 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [ddr_hls_test/top.cc:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %hls_check, i32 4321)" [ddr_hls_test/top.cc:22]   --->   Operation 43 'write' <Predicate = (!tmp)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [ddr_hls_test/top.cc:24]   --->   Operation 44 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%res_check = alloca i1"   --->   Operation 45 'alloca' 'res_check' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.00ns)   --->   "%run_cnt = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %num)" [ddr_hls_test/top.cc:27]   --->   Operation 46 'read' 'run_cnt' <Predicate = (tmp)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "store i1 true, i1* %res_check"   --->   Operation 47 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [ddr_hls_test/top.cc:30]   --->   Operation 48 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %3 ], [ %j_1, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [ddr_hls_test/top.cc:30]   --->   Operation 50 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %j_cast, %run_cnt" [ddr_hls_test/top.cc:30]   --->   Operation 51 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [ddr_hls_test/top.cc:30]   --->   Operation 52 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader2.preheader, label %6" [ddr_hls_test/top.cc:30]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader2" [ddr_hls_test/top.cc:33]   --->   Operation 54 'br' <Predicate = (tmp_1)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%res_check_load = load i1* %res_check" [ddr_hls_test/top.cc:40]   --->   Operation 55 'load' 'res_check_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %res_check_load, label %7, label %8" [ddr_hls_test/top.cc:40]   --->   Operation 56 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %start_signal, i32 815)" [ddr_hls_test/top.cc:46]   --->   Operation 57 'write' <Predicate = (!tmp_1 & !res_check_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 58 'br' <Predicate = (!tmp_1 & !res_check_load)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %start_signal, i32 518)" [ddr_hls_test/top.cc:42]   --->   Operation 59 'write' <Predicate = (!tmp_1 & res_check_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %9" [ddr_hls_test/top.cc:43]   --->   Operation 60 'br' <Predicate = (!tmp_1 & res_check_load)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [ddr_hls_test/top.cc:48]   --->   Operation 61 'ret' <Predicate = (!tmp_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i14 [ %i, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 62 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_1_cast2 = zext i14 %i_1 to i32" [ddr_hls_test/top.cc:33]   --->   Operation 63 'zext' 'i_1_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.20ns)   --->   "%exitcond1 = icmp eq i14 %i_1, -6144" [ddr_hls_test/top.cc:33]   --->   Operation 64 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240) nounwind"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.81ns)   --->   "%i = add i14 %i_1, 1" [ddr_hls_test/top.cc:33]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [ddr_hls_test/top.cc:33]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = zext i14 %i_1 to i64" [ddr_hls_test/top.cc:34]   --->   Operation 68 'zext' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%addr_bram_addr = getelementptr [10240 x i24]* @addr_bram, i64 0, i64 %tmp_4" [ddr_hls_test/top.cc:34]   --->   Operation 69 'getelementptr' 'addr_bram_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%addr_bram_load = load i24* %addr_bram_addr, align 4" [ddr_hls_test/top.cc:34]   --->   Operation 70 'load' 'addr_bram_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 10240> <ROM>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader" [ddr_hls_test/top.cc:35]   --->   Operation 71 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 72 [1/1] (2.52ns)   --->   "%tmp_2 = add nsw i32 %i_1_cast2, %j_cast" [ddr_hls_test/top.cc:34]   --->   Operation 72 'add' 'tmp_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%addr_bram_load = load i24* %addr_bram_addr, align 4" [ddr_hls_test/top.cc:34]   --->   Operation 73 'load' 'addr_bram_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 10240> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i24 %addr_bram_load to i30" [ddr_hls_test/top.cc:34]   --->   Operation 74 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.46ns)   --->   "%saMaster2_sum = add i30 %tmp_5_cast, %tmp_10_cast" [ddr_hls_test/top.cc:34]   --->   Operation 75 'add' 'saMaster2_sum' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%saMaster2_sum_cast = zext i30 %saMaster2_sum to i64" [ddr_hls_test/top.cc:34]   --->   Operation 76 'zext' 'saMaster2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i64* %gmem, i64 %saMaster2_sum_cast" [ddr_hls_test/top.cc:34]   --->   Operation 77 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (8.75ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem_addr, i32 1)" [ddr_hls_test/top.cc:34]   --->   Operation 78 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %tmp_2 to i64" [ddr_hls_test/top.cc:34]   --->   Operation 79 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem_addr, i64 %tmp_3, i8 -1)" [ddr_hls_test/top.cc:34]   --->   Operation 80 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 81 [5/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)" [ddr_hls_test/top.cc:34]   --->   Operation 81 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 82 [4/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)" [ddr_hls_test/top.cc:34]   --->   Operation 82 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 83 [3/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)" [ddr_hls_test/top.cc:34]   --->   Operation 83 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 84 [2/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)" [ddr_hls_test/top.cc:34]   --->   Operation 84 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 85 [1/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)" [ddr_hls_test/top.cc:34]   --->   Operation 85 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader2" [ddr_hls_test/top.cc:33]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%i_2 = phi i14 [ %i_3, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%i_2_cast1 = zext i14 %i_2 to i32" [ddr_hls_test/top.cc:35]   --->   Operation 88 'zext' 'i_2_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %i_2, -6144" [ddr_hls_test/top.cc:35]   --->   Operation 89 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (1.81ns)   --->   "%i_3 = add i14 %i_2, 1" [ddr_hls_test/top.cc:35]   --->   Operation 91 'add' 'i_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %5" [ddr_hls_test/top.cc:35]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = zext i14 %i_2 to i64" [ddr_hls_test/top.cc:36]   --->   Operation 93 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%addr_bram_addr_1 = getelementptr [10240 x i24]* @addr_bram, i64 0, i64 %tmp_8" [ddr_hls_test/top.cc:36]   --->   Operation 94 'getelementptr' 'addr_bram_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (3.25ns)   --->   "%addr_bram_load_1 = load i24* %addr_bram_addr_1, align 4" [ddr_hls_test/top.cc:36]   --->   Operation 95 'load' 'addr_bram_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 10240> <ROM>
ST_13 : Operation 96 [1/1] (2.52ns)   --->   "%tmp_s = add nsw i32 %i_2_cast1, %j_cast" [ddr_hls_test/top.cc:36]   --->   Operation 96 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 97 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.71>
ST_14 : Operation 98 [1/2] (3.25ns)   --->   "%addr_bram_load_1 = load i24* %addr_bram_addr_1, align 4" [ddr_hls_test/top.cc:36]   --->   Operation 98 'load' 'addr_bram_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 10240> <ROM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i24 %addr_bram_load_1 to i30" [ddr_hls_test/top.cc:36]   --->   Operation 99 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (2.46ns)   --->   "%saMaster2_sum3 = add i30 %tmp_9_cast, %tmp_10_cast" [ddr_hls_test/top.cc:36]   --->   Operation 100 'add' 'saMaster2_sum3' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 8.75>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%saMaster2_sum3_cast = zext i30 %saMaster2_sum3 to i64" [ddr_hls_test/top.cc:36]   --->   Operation 101 'zext' 'saMaster2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds i64* %gmem, i64 %saMaster2_sum3_cast" [ddr_hls_test/top.cc:36]   --->   Operation 102 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 7> <Delay = 8.75>
ST_16 : Operation 104 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 8> <Delay = 8.75>
ST_17 : Operation 105 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 9> <Delay = 8.75>
ST_18 : Operation 106 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 10> <Delay = 8.75>
ST_19 : Operation 107 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 11> <Delay = 8.75>
ST_20 : Operation 108 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 12> <Delay = 8.75>
ST_21 : Operation 109 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)" [ddr_hls_test/top.cc:36]   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 13> <Delay = 8.75>
ST_22 : Operation 110 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_1)" [ddr_hls_test/top.cc:36]   --->   Operation 110 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 14> <Delay = 5.52>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%res_check_load_1 = load i1* %res_check" [ddr_hls_test/top.cc:36]   --->   Operation 111 'load' 'res_check_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %tmp_s to i64" [ddr_hls_test/top.cc:36]   --->   Operation 112 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (2.77ns)   --->   "%tmp_7 = icmp eq i64 %gmem_addr_1_read, %tmp_6" [ddr_hls_test/top.cc:36]   --->   Operation 113 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.97ns)   --->   "%res_check_1 = or i1 %tmp_7, %res_check_load_1" [ddr_hls_test/top.cc:36]   --->   Operation 114 'or' 'res_check_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/1] (1.76ns)   --->   "store i1 %res_check_1, i1* %res_check" [ddr_hls_test/top.cc:36]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.76>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader" [ddr_hls_test/top.cc:35]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ start_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hls_check]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ saMaster]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr_bram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
saMaster_read       (read             ) [ 000000000000000000000000]
tmp_5               (partselect       ) [ 000000000000000000000000]
tmp_10_cast         (zext             ) [ 001111111111111111111111]
StgValue_27         (specbitsmap      ) [ 000000000000000000000000]
StgValue_28         (specbitsmap      ) [ 000000000000000000000000]
StgValue_29         (specbitsmap      ) [ 000000000000000000000000]
StgValue_30         (specbitsmap      ) [ 000000000000000000000000]
StgValue_31         (spectopmodule    ) [ 000000000000000000000000]
StgValue_32         (specinterface    ) [ 000000000000000000000000]
StgValue_33         (specinterface    ) [ 000000000000000000000000]
StgValue_34         (specinterface    ) [ 000000000000000000000000]
StgValue_35         (specinterface    ) [ 000000000000000000000000]
StgValue_36         (specinterface    ) [ 000000000000000000000000]
StgValue_37         (specinterface    ) [ 000000000000000000000000]
StgValue_38         (write            ) [ 000000000000000000000000]
StgValue_39         (br               ) [ 000000000000000000000000]
start_signal_read   (read             ) [ 000000000000000000000000]
tmp                 (icmp             ) [ 001000000000000000000000]
StgValue_42         (br               ) [ 000000000000000000000000]
StgValue_43         (write            ) [ 000000000000000000000000]
StgValue_44         (br               ) [ 000000000000000000000000]
res_check           (alloca           ) [ 001111111111111111111111]
run_cnt             (read             ) [ 000111111111111111111111]
StgValue_47         (store            ) [ 000000000000000000000000]
StgValue_48         (br               ) [ 001111111111111111111111]
j                   (phi              ) [ 000100000000000000000000]
j_cast              (zext             ) [ 000011111111111111111111]
tmp_1               (icmp             ) [ 000111111111111111111111]
j_1                 (add              ) [ 001111111111111111111111]
StgValue_53         (br               ) [ 000000000000000000000000]
StgValue_54         (br               ) [ 000111111111111111111111]
res_check_load      (load             ) [ 000111111111111111111111]
StgValue_56         (br               ) [ 000000000000000000000000]
StgValue_57         (write            ) [ 000000000000000000000000]
StgValue_58         (br               ) [ 000000000000000000000000]
StgValue_59         (write            ) [ 000000000000000000000000]
StgValue_60         (br               ) [ 000000000000000000000000]
StgValue_61         (ret              ) [ 000000000000000000000000]
i_1                 (phi              ) [ 000010000000000000000000]
i_1_cast2           (zext             ) [ 000001000000000000000000]
exitcond1           (icmp             ) [ 000111111111111111111111]
empty               (speclooptripcount) [ 000000000000000000000000]
i                   (add              ) [ 000111111111111111111111]
StgValue_67         (br               ) [ 000000000000000000000000]
tmp_4               (zext             ) [ 000000000000000000000000]
addr_bram_addr      (getelementptr    ) [ 000001000000000000000000]
StgValue_71         (br               ) [ 000111111111111111111111]
tmp_2               (add              ) [ 000000110000000000000000]
addr_bram_load      (load             ) [ 000000000000000000000000]
tmp_5_cast          (zext             ) [ 000000000000000000000000]
saMaster2_sum       (add              ) [ 000000100000000000000000]
saMaster2_sum_cast  (zext             ) [ 000000000000000000000000]
gmem_addr           (getelementptr    ) [ 000000011111100000000000]
gmem_addr_req       (writereq         ) [ 000000000000000000000000]
tmp_3               (sext             ) [ 000000000000000000000000]
StgValue_80         (write            ) [ 000000000000000000000000]
gmem_addr_resp      (writeresp        ) [ 000000000000000000000000]
StgValue_86         (br               ) [ 000111111111111111111111]
i_2                 (phi              ) [ 000000000000010000000000]
i_2_cast1           (zext             ) [ 000000000000000000000000]
exitcond            (icmp             ) [ 000111111111111111111111]
empty_5             (speclooptripcount) [ 000000000000000000000000]
i_3                 (add              ) [ 000111111111111111111111]
StgValue_92         (br               ) [ 000000000000000000000000]
tmp_8               (zext             ) [ 000000000000000000000000]
addr_bram_addr_1    (getelementptr    ) [ 000000000000001000000000]
tmp_s               (add              ) [ 000000000000001111111111]
StgValue_97         (br               ) [ 001111111111111111111111]
addr_bram_load_1    (load             ) [ 000000000000000000000000]
tmp_9_cast          (zext             ) [ 000000000000000000000000]
saMaster2_sum3      (add              ) [ 000000000000000100000000]
saMaster2_sum3_cast (zext             ) [ 000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 000000000000000011111110]
gmem_load_req       (readreq          ) [ 000000000000000000000000]
gmem_addr_1_read    (read             ) [ 000000000000000000000001]
res_check_load_1    (load             ) [ 000000000000000000000000]
tmp_6               (sext             ) [ 000000000000000000000000]
tmp_7               (icmp             ) [ 000000000000000000000000]
res_check_1         (or               ) [ 000000000000000000000000]
StgValue_115        (store            ) [ 000000000000000000000000]
StgValue_116        (br               ) [ 000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_signal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_signal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hls_check">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_check"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="saMaster">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="saMaster"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr_bram">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_bram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_hls_test_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="res_check_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_check/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="saMaster_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="saMaster_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/1 StgValue_43/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="start_signal_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_signal_read/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="run_cnt_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="run_cnt/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/3 StgValue_59/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_writeresp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/6 gmem_addr_resp/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_80_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="1"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/15 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_1_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="7"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/22 "/>
</bind>
</comp>

<comp id="162" class="1004" name="addr_bram_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="14" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_bram_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_bram_load/4 addr_bram_load_1/13 "/>
</bind>
</comp>

<comp id="175" class="1004" name="addr_bram_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="14" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_bram_addr_1/13 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="1"/>
<pin id="185" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="31" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="1"/>
<pin id="196" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_1_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="1"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_2_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_check_load/3 res_check_load_1/23 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_10_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="29" slack="0"/>
<pin id="231" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="StgValue_47_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_1_cast2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast2/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="exitcond1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="14" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="1"/>
<pin id="282" dir="0" index="1" bw="31" slack="2"/>
<pin id="283" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="saMaster2_sum_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="29" slack="4"/>
<pin id="291" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="saMaster2_sum/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="saMaster2_sum_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="30" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="saMaster2_sum_cast/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_addr_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_2_cast1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast1/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exitcond_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_8_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="2"/>
<pin id="331" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_9_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/14 "/>
</bind>
</comp>

<comp id="337" class="1004" name="saMaster2_sum3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="29" slack="5"/>
<pin id="340" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="saMaster2_sum3/14 "/>
</bind>
</comp>

<comp id="342" class="1004" name="saMaster2_sum3_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="saMaster2_sum3_cast/15 "/>
</bind>
</comp>

<comp id="345" class="1004" name="gmem_addr_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="10"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="360" class="1004" name="res_check_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_check_1/23 "/>
</bind>
</comp>

<comp id="366" class="1004" name="StgValue_115_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="13"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/23 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_10_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="30" slack="4"/>
<pin id="373" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="res_check_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="res_check "/>
</bind>
</comp>

<comp id="387" class="1005" name="run_cnt_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_cnt "/>
</bind>
</comp>

<comp id="392" class="1005" name="j_cast_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="401" class="1005" name="j_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_1_cast2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="422" class="1005" name="addr_bram_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="1"/>
<pin id="424" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_bram_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="saMaster2_sum_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="30" slack="1"/>
<pin id="434" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="saMaster2_sum "/>
</bind>
</comp>

<comp id="437" class="1005" name="gmem_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="14" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="addr_bram_addr_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="1"/>
<pin id="453" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_bram_addr_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_s_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="10"/>
<pin id="458" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="461" class="1005" name="saMaster2_sum3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="30" slack="1"/>
<pin id="463" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="saMaster2_sum3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="gmem_addr_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="gmem_addr_1_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="84" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="149"><net_src comp="88" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="98" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="112" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="187" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="187" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="198" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="198" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="198" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="198" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="287"><net_src comp="169" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="310"><net_src comp="209" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="209" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="209" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="209" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="332"><net_src comp="307" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="169" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="216" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="229" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="383"><net_src comp="94" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="390"><net_src comp="119" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="395"><net_src comp="244" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="404"><net_src comp="253" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="412"><net_src comp="259" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="420"><net_src comp="269" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="425"><net_src comp="162" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="430"><net_src comp="280" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="435"><net_src comp="288" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="440"><net_src comp="296" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="449"><net_src comp="317" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="454"><net_src comp="175" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="459"><net_src comp="328" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="464"><net_src comp="337" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="469"><net_src comp="345" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="475"><net_src comp="157" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="355" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 }
	Port: start_signal | {3 }
	Port: hls_check | {1 2 }
 - Input state : 
	Port: ddr_hls_test : gmem | {15 16 17 18 19 20 21 22 }
	Port: ddr_hls_test : start_signal | {2 }
	Port: ddr_hls_test : num | {2 }
	Port: ddr_hls_test : saMaster | {1 }
	Port: ddr_hls_test : addr_bram | {4 5 13 14 }
  - Chain level:
	State 1
		tmp_10_cast : 1
	State 2
		StgValue_42 : 1
		StgValue_47 : 1
	State 3
		j_cast : 1
		tmp_1 : 2
		j_1 : 1
		StgValue_53 : 3
		StgValue_56 : 1
	State 4
		i_1_cast2 : 1
		exitcond1 : 1
		i : 1
		StgValue_67 : 2
		tmp_4 : 1
		addr_bram_addr : 2
		addr_bram_load : 3
	State 5
		tmp_5_cast : 1
		saMaster2_sum : 2
	State 6
		gmem_addr : 1
		gmem_addr_req : 2
	State 7
		StgValue_80 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		i_2_cast1 : 1
		exitcond : 1
		i_3 : 1
		StgValue_92 : 2
		tmp_8 : 1
		addr_bram_addr_1 : 2
		addr_bram_load_1 : 3
		tmp_s : 2
	State 14
		tmp_9_cast : 1
		saMaster2_sum3 : 2
	State 15
		gmem_addr_1 : 1
		gmem_load_req : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_7 : 1
		res_check_1 : 2
		StgValue_115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           j_1_fu_253          |    0    |    38   |
|          |            i_fu_269           |    0    |    19   |
|          |          tmp_2_fu_280         |    0    |    38   |
|    add   |      saMaster2_sum_fu_288     |    0    |    36   |
|          |           i_3_fu_317          |    0    |    19   |
|          |          tmp_s_fu_328         |    0    |    38   |
|          |     saMaster2_sum3_fu_337     |    0    |    36   |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_233          |    0    |    18   |
|          |          tmp_1_fu_248         |    0    |    18   |
|   icmp   |        exitcond1_fu_263       |    0    |    13   |
|          |        exitcond_fu_311        |    0    |    13   |
|          |          tmp_7_fu_355         |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    or    |       res_check_1_fu_360      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    saMaster_read_read_fu_98   |    0    |    0    |
|   read   | start_signal_read_read_fu_112 |    0    |    0    |
|          |      run_cnt_read_fu_119      |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_157 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_104       |    0    |    0    |
|   write  |        grp_write_fu_125       |    0    |    0    |
|          |    StgValue_80_write_fu_141   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_134     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_150      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          tmp_5_fu_219         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_10_cast_fu_229      |    0    |    0    |
|          |         j_cast_fu_244         |    0    |    0    |
|          |        i_1_cast2_fu_259       |    0    |    0    |
|          |          tmp_4_fu_275         |    0    |    0    |
|   zext   |       tmp_5_cast_fu_284       |    0    |    0    |
|          |   saMaster2_sum_cast_fu_293   |    0    |    0    |
|          |        i_2_cast1_fu_307       |    0    |    0    |
|          |          tmp_8_fu_323         |    0    |    0    |
|          |       tmp_9_cast_fu_333       |    0    |    0    |
|          |   saMaster2_sum3_cast_fu_342  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |          tmp_3_fu_303         |    0    |    0    |
|          |          tmp_6_fu_352         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   317   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|addr_bram|   24   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   24   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|addr_bram_addr_1_reg_451|   14   |
| addr_bram_addr_reg_422 |   14   |
|gmem_addr_1_read_reg_472|   64   |
|   gmem_addr_1_reg_466  |   64   |
|    gmem_addr_reg_437   |   64   |
|    i_1_cast2_reg_409   |   32   |
|       i_1_reg_194      |   14   |
|       i_2_reg_205      |   14   |
|       i_3_reg_446      |   14   |
|        i_reg_417       |   14   |
|       j_1_reg_401      |   31   |
|     j_cast_reg_392     |   32   |
|        j_reg_183       |   31   |
|    res_check_reg_380   |    1   |
|     run_cnt_reg_387    |   32   |
| saMaster2_sum3_reg_461 |   30   |
|  saMaster2_sum_reg_432 |   30   |
|   tmp_10_cast_reg_371  |   30   |
|      tmp_2_reg_427     |   32   |
|      tmp_s_reg_456     |   32   |
+------------------------+--------+
|          Total         |   589  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_104   |  p2  |   2  |  14  |   28   |
|   grp_write_fu_125   |  p2  |   2  |  11  |   22   |
| grp_writeresp_fu_134 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_134 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_150  |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_169  |  p0  |   4  |  14  |   56   ||    21   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   364  || 10.7055 ||    39   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   317  |
|   Memory  |   24   |    -   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   39   |
|  Register |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   10   |   589  |   356  |
+-----------+--------+--------+--------+--------+
