#[doc = "Register `STAT` reader"]
pub type R = crate::R<STAT_SPEC>;
#[doc = "Register `STAT` writer"]
pub type W = crate::W<STAT_SPEC>;
#[doc = "Field `WDE0` reader - Analog watchdog event flag"]
pub type WDE0_R = crate::BitReader;
#[doc = "Field `WDE0` writer - Analog watchdog event flag"]
pub type WDE0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EOC` reader - End of group conversion flag"]
pub type EOC_R = crate::BitReader;
#[doc = "Field `EOC` writer - End of group conversion flag"]
pub type EOC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EOIC` reader - End of inserted group conversion flag"]
pub type EOIC_R = crate::BitReader;
#[doc = "Field `EOIC` writer - End of inserted group conversion flag"]
pub type EOIC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `STIC` reader - Start flag of inserted channel group"]
pub type STIC_R = crate::BitReader;
#[doc = "Field `STIC` writer - Start flag of inserted channel group"]
pub type STIC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `STRC` reader - Start flag of regular channel group"]
pub type STRC_R = crate::BitReader;
#[doc = "Field `STRC` writer - Start flag of regular channel group"]
pub type STRC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `WDE1` reader - Analog watchdog 1 event flag"]
pub type WDE1_R = crate::BitReader;
#[doc = "Field `WDE1` writer - Analog watchdog 1 event flag"]
pub type WDE1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `WDE2` reader - Analog watchdog 2 event flag"]
pub type WDE2_R = crate::BitReader;
#[doc = "Field `WDE2` writer - Analog watchdog 2 event flag"]
pub type WDE2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - Analog watchdog event flag"]
    #[inline(always)]
    pub fn wde0(&self) -> WDE0_R {
        WDE0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - End of group conversion flag"]
    #[inline(always)]
    pub fn eoc(&self) -> EOC_R {
        EOC_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - End of inserted group conversion flag"]
    #[inline(always)]
    pub fn eoic(&self) -> EOIC_R {
        EOIC_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Start flag of inserted channel group"]
    #[inline(always)]
    pub fn stic(&self) -> STIC_R {
        STIC_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Start flag of regular channel group"]
    #[inline(always)]
    pub fn strc(&self) -> STRC_R {
        STRC_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 30 - Analog watchdog 1 event flag"]
    #[inline(always)]
    pub fn wde1(&self) -> WDE1_R {
        WDE1_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Analog watchdog 2 event flag"]
    #[inline(always)]
    pub fn wde2(&self) -> WDE2_R {
        WDE2_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Analog watchdog event flag"]
    #[inline(always)]
    #[must_use]
    pub fn wde0(&mut self) -> WDE0_W<STAT_SPEC, 0> {
        WDE0_W::new(self)
    }
    #[doc = "Bit 1 - End of group conversion flag"]
    #[inline(always)]
    #[must_use]
    pub fn eoc(&mut self) -> EOC_W<STAT_SPEC, 1> {
        EOC_W::new(self)
    }
    #[doc = "Bit 2 - End of inserted group conversion flag"]
    #[inline(always)]
    #[must_use]
    pub fn eoic(&mut self) -> EOIC_W<STAT_SPEC, 2> {
        EOIC_W::new(self)
    }
    #[doc = "Bit 3 - Start flag of inserted channel group"]
    #[inline(always)]
    #[must_use]
    pub fn stic(&mut self) -> STIC_W<STAT_SPEC, 3> {
        STIC_W::new(self)
    }
    #[doc = "Bit 4 - Start flag of regular channel group"]
    #[inline(always)]
    #[must_use]
    pub fn strc(&mut self) -> STRC_W<STAT_SPEC, 4> {
        STRC_W::new(self)
    }
    #[doc = "Bit 30 - Analog watchdog 1 event flag"]
    #[inline(always)]
    #[must_use]
    pub fn wde1(&mut self) -> WDE1_W<STAT_SPEC, 30> {
        WDE1_W::new(self)
    }
    #[doc = "Bit 31 - Analog watchdog 2 event flag"]
    #[inline(always)]
    #[must_use]
    pub fn wde2(&mut self) -> WDE2_W<STAT_SPEC, 31> {
        WDE2_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "status register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`stat::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`stat::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct STAT_SPEC;
impl crate::RegisterSpec for STAT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`stat::R`](R) reader structure"]
impl crate::Readable for STAT_SPEC {}
#[doc = "`write(|w| ..)` method takes [`stat::W`](W) writer structure"]
impl crate::Writable for STAT_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets STAT to value 0"]
impl crate::Resettable for STAT_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
