// Seed: 2046725304
module module_0 (
    output uwire id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3
    , id_29,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    output wand id_17,
    input uwire id_18,
    output tri0 id_19,
    output wire id_20,
    input tri1 id_21,
    input uwire id_22,
    output tri1 id_23,
    output supply0 id_24,
    input wire id_25,
    input wor id_26,
    input tri0 id_27
);
  wire id_30, id_31;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd57,
    parameter id_19 = 32'd29,
    parameter id_25 = 32'd3,
    parameter id_8  = 32'd16
) (
    input tri id_0,
    output supply1 _id_1,
    output uwire id_2
    , id_15,
    output supply1 id_3,
    input wire id_4,
    output wor id_5,
    input wor id_6,
    output uwire id_7,
    input wor _id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    output supply1 id_13
);
  wire  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  _id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  [  id_25  :  id_1  ]  ,  id_30  ;
  parameter id_31 = 1;
  localparam id_32 = 1;
  parameter id_33 = id_32;
  logic id_34;
  ;
  logic id_35;
  wire [id_19 : !  id_8] id_36;
  wire id_37;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_13,
      id_4,
      id_9,
      id_12,
      id_10,
      id_4,
      id_3,
      id_12,
      id_4,
      id_9,
      id_13,
      id_0,
      id_10,
      id_13,
      id_6,
      id_2,
      id_9,
      id_11,
      id_11,
      id_6,
      id_9,
      id_3,
      id_7,
      id_6,
      id_12,
      id_0
  );
endmodule
