$date
	Sun Oct 23 01:55:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#205295
b1010 !
1"
#205298
b1010 &
b1010 %
1$
#205299
0"
#205302
b101 &
b101 %
#205306
b10000 &
b10000 %
#205310
b1000 &
b1000 %
#205314
b100 &
b100 %
#205318
b10 &
b10 %
#205322
b1 &
b1 %
1#
#205326
b0 &
0#
b0 %
0$
#1180325
b10001 !
1"
#1180326
b10001 &
b10001 %
1$
#1180327
0"
#1180330
b110100 &
b110100 %
#1180334
b11010 &
b11010 %
#1180338
b1101 &
b1101 %
#1180342
b101000 &
b101000 %
#1180346
b10100 &
b10100 %
#1180350
b1010 &
b1010 %
#1180354
b101 &
b101 %
#1180358
b10000 &
b10000 %
#1180362
b1000 &
b1000 %
#1180366
b100 &
b100 %
#1180370
b10 &
b10 %
#1180374
b1 &
1#
b1 %
#1180378
b0 &
b0 %
0#
0$
#2205156
b10 !
1"
#2205158
b10 &
b10 %
1$
#2205159
0"
#2205162
b1 &
b1 %
1#
#2205166
b0 &
0#
b0 %
0$
#4500012
