Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul 23 12:04:49 2024
| Host         : DESKTOP-TO72V87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_master_timing_summary_routed.rpt -pb SPI_master_timing_summary_routed.pb -rpx SPI_master_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divider_instance/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.546        0.000                      0                   56        0.336        0.000                      0                   56        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.546        0.000                      0                   56        0.336        0.000                      0                   56        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.896%)  route 3.134ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          1.118     9.117    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.663    divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.896%)  route 3.134ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          1.118     9.117    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[1]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.663    divider_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.896%)  route 3.134ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          1.118     9.117    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[2]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.663    divider_instance/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.896%)  route 3.134ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          1.118     9.117    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[3]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.663    divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.667%)  route 2.994ns (78.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.977     8.976    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.664    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.667%)  route 2.994ns (78.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.977     8.976    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[5]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.664    divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.667%)  route 2.994ns (78.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.977     8.976    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[6]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.664    divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.667%)  route 2.994ns (78.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.977     8.976    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[7]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.664    divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.557%)  route 2.843ns (77.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.827     8.825    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.515    14.856    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[10]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    14.690    divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.557%)  route 2.843ns (77.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.290    divider_instance/counter_reg[11]
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.124     6.414 r  divider_instance/sclk_i_4/O
                         net (fo=2, routed)           0.793     7.207    divider_instance/sclk_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.331 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.543     7.874    divider_instance/counter[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.827     8.825    divider_instance/counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.515    14.856    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    14.690    divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  divider_instance/counter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.799    divider_instance/counter_reg[0]
    SLICE_X4Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  divider_instance/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.844    divider_instance/counter[0]_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  divider_instance/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.914    divider_instance/counter_reg[0]_i_2_n_7
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  divider_instance/counter_reg[3]/Q
                         net (fo=2, routed)           0.195     1.809    divider_instance/counter_reg[3]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  divider_instance/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.917    divider_instance/counter_reg[0]_i_2_n_4
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    divider_instance/clk
    SLICE_X4Y41          FDRE                                         r  divider_instance/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[19]/Q
                         net (fo=4, routed)           0.195     1.811    divider_instance/counter_reg[19]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  divider_instance/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    divider_instance/counter_reg[16]_i_1_n_4
    SLICE_X4Y41          FDRE                                         r  divider_instance/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    divider_instance/clk
    SLICE_X4Y41          FDRE                                         r  divider_instance/counter_reg[19]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.706%)  route 0.206ns (45.294%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divider_instance/counter_reg[7]/Q
                         net (fo=3, routed)           0.206     1.821    divider_instance/counter_reg[7]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.929 r  divider_instance/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    divider_instance/counter_reg[4]_i_1_n_4
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  divider_instance/counter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.799    divider_instance/counter_reg[0]
    SLICE_X4Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  divider_instance/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.844    divider_instance/counter[0]_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.950 r  divider_instance/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.950    divider_instance/counter_reg[0]_i_2_n_6
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    divider_instance/clk
    SLICE_X4Y37          FDRE                                         r  divider_instance/counter_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    divider_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.249ns (50.662%)  route 0.242ns (49.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    divider_instance/clk
    SLICE_X4Y40          FDRE                                         r  divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           0.242     1.859    divider_instance/counter_reg[15]
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.967 r  divider_instance/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    divider_instance/counter_reg[12]_i_1_n_4
    SLICE_X4Y40          FDRE                                         r  divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    divider_instance/clk
    SLICE_X4Y40          FDRE                                         r  divider_instance/counter_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.249ns (50.579%)  route 0.243ns (49.421%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.243     1.858    divider_instance/counter_reg[11]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.966 r  divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    divider_instance/clk
    SLICE_X4Y39          FDRE                                         r  divider_instance/counter_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.105     1.579    divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.256ns (51.262%)  route 0.243ns (48.738%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divider_instance/counter_reg[4]/Q
                         net (fo=2, routed)           0.243     1.859    divider_instance/counter_reg[4]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.974 r  divider_instance/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    divider_instance/counter_reg[4]_i_1_n_7
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    divider_instance/clk
    SLICE_X4Y38          FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.256ns (51.262%)  route 0.243ns (48.738%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    divider_instance/clk
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[20]/Q
                         net (fo=2, routed)           0.243     1.860    divider_instance/counter_reg[20]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  divider_instance/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    divider_instance/counter_reg[20]_i_1_n_7
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    divider_instance/clk
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[20]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.249ns (49.853%)  route 0.250ns (50.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    divider_instance/clk
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[23]/Q
                         net (fo=2, routed)           0.250     1.867    divider_instance/counter_reg[23]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.975 r  divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    divider_instance/clk
    SLICE_X4Y42          FDRE                                         r  divider_instance/counter_reg[23]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_state
                            (input port)
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.988ns  (logic 5.068ns (42.273%)  route 6.920ns (57.727%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ready_state (IN)
                         net (fo=0)                   0.000     0.000    ready_state
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  ready_state_IBUF_inst/O
                         net (fo=2, routed)           3.096     4.550    ready_state_IBUF
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.674 r  cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.824     8.498    cs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    11.988 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.988    cs
    G2                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.034ns (45.834%)  route 4.767ns (54.166%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  shift_reg_instance/data_out_reg[7]/Q
                         net (fo=1, routed)           4.767     5.285    mosi_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.801 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     8.801    mosi
    L2                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.025ns (48.562%)  route 4.264ns (51.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  cnt_instance/bit_cnt_reg[1]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           4.264     4.782    bit_cnt_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.289 r  bit_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.289    bit_cnt[1]
    N3                                                                r  bit_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.036ns (49.448%)  route 4.126ns (50.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  cnt_instance/bit_cnt_reg[0]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           4.126     4.644    bit_cnt_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.162 r  bit_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.162    bit_cnt[0]
    P3                                                                r  bit_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_instance/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.164ns (51.256%)  route 3.960ns (48.744%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  cnt_instance/bit_cnt_reg[2]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cnt_instance/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           3.960     4.438    bit_cnt_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.686     8.125 r  bit_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.125    bit_cnt[2]
    P1                                                                r  bit_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 4.100ns (57.772%)  route 2.997ns (42.228%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[6]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           2.997     3.416    data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681     7.097 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.097    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 3.961ns (55.870%)  route 3.128ns (44.130%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[0]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[0]/Q
                         net (fo=1, routed)           3.128     3.584    data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.089 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.089    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.092ns (57.813%)  route 2.986ns (42.187%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.986     3.405    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.673     7.077 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.077    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.970ns (56.411%)  route 3.068ns (43.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[5]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[5]/Q
                         net (fo=1, routed)           3.068     3.524    data_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.038 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.038    data_out[5]
    U15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.965ns (61.191%)  route 2.514ns (38.809%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[4]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           2.514     2.970    data_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     6.479 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.479    data_out[4]
    W18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[6]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     0.268    shift_reg_instance/shift_reg[6]
    SLICE_X0Y41          FDRE                                         r  shift_reg_instance/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.852%)  route 0.131ns (48.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[2]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     0.272    shift_reg_instance/shift_reg[2]
    SLICE_X0Y41          FDRE                                         r  shift_reg_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.344%)  route 0.174ns (57.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[7]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_instance/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.174     0.302    shift_reg_instance/shift_reg[7]
    SLICE_X2Y43          FDRE                                         r  shift_reg_instance/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[1]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.170     0.311    shift_reg_instance/shift_reg[1]
    SLICE_X0Y43          FDRE                                         r  shift_reg_instance/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.727%)  route 0.174ns (55.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[2]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.174     0.315    shift_reg_instance/shift_reg[2]
    SLICE_X1Y41          FDRE                                         r  shift_reg_instance/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE                         0.000     0.000 r  fsm_instance/FSM_sequential_state_reg[1]/C
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=2, routed)           0.074     0.222    cnt_instance/Q[1]
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.098     0.320 r  cnt_instance/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    fsm_instance/FSM_sequential_state_reg[0]_0[0]
    SLICE_X2Y45          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[6]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.181     0.322    shift_reg_instance/shift_reg[6]
    SLICE_X1Y41          FDRE                                         r  shift_reg_instance/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[4]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.182     0.323    shift_reg_instance/shift_reg[4]
    SLICE_X0Y41          FDRE                                         r  shift_reg_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.410%)  route 0.184ns (56.590%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.184     0.325    shift_reg_instance/shift_reg[3]
    SLICE_X1Y41          FDRE                                         r  shift_reg_instance/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[1]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.231     0.372    shift_reg_instance/shift_reg[1]
    SLICE_X1Y43          FDRE                                         r  shift_reg_instance/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_instance/sclk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 3.961ns (45.610%)  route 4.723ns (54.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.156    divider_instance/clk
    SLICE_X5Y44          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  divider_instance/sclk_reg_lopt_replica/Q
                         net (fo=1, routed)           4.723    10.336    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.841 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    13.841    sclk
    J1                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_instance/sclk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.347ns (42.689%)  route 1.808ns (57.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    divider_instance/clk
    SLICE_X5Y44          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider_instance/sclk_reg_lopt_replica/Q
                         net (fo=1, routed)           1.808     3.426    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.632 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.632    sclk
    J1                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





