module (
    wire input clk,
    wire input rst,
)

always(posedge clk)
begain
    if(clk)begain
    end
end
