Command: vcs -R -full64 +v2k -fsdb -sverilog -f file.f -l run.log

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Apr 16 19:51:18 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Command: /home/eda/work/AHBL_SOC_IBEX/uart_single_test/./simv +v2k -a run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr 16 19:51 2022
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_uart.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000000000 ps
CPU Time:      1.910 seconds;       Data structure size:   0.0Mb
Sat Apr 16 19:51:20 2022
CPU time: 1.922 seconds in simulation
