# References: Verilog Modeling

1. [Verilog](https://en.wikipedia.org/wiki/Verilog) - Wikipedia - Overview of Verilog language features including behavioral and RTL modeling.

2. [Register-transfer level](https://en.wikipedia.org/wiki/Register-transfer_level) - Wikipedia - Explanation of RTL abstraction and its role in hardware design.

3. [Verilog Always Block](https://www.chipverify.com/verilog/verilog-always-block) - ChipVerify - Detailed explanation of always blocks, sensitivity lists, and blocking vs non-blocking assignments.

4. [Combinational Logic with Always](https://www.chipverify.com/verilog/verilog-combinational-logic-always) - ChipVerify - Best practices for modeling combinational logic using always @(*) blocks.

5. [HDLBits: Verilog Practice](https://hdlbits.01xz.net/wiki/Main_Page) - HDLBits - Interactive Verilog exercises covering behavioral modeling techniques.
