

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'
================================================================
* Date:           Sun Nov 14 10:23:44 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  37008|  249804|  37008|  249804|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+
        |                                                               |                                               |  Latency  |  Interval | Pipeline |
        |                            Instance                           |                     Module                    | min | max | min | max |   Type   |
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356  |shift_line_buffer_array_ap_fixed_1u_config2_s  |    0|    0|    1|    1| function |
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |  37007|  249803|  4 ~ 27  |          -|          -|  9252|    no    |
        | + ReuseLoop                      |     22|      22|         6|          1|          1|    18|    yes   |
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    951|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     129|     64|    -|
|Memory           |        0|      -|      25|      8|    -|
|Multiplexer      |        -|      -|       -|    308|    -|
|Register         |        0|      -|    1120|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    1274|   1395|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                           |                     Module                    | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                          |                                               |        0|      0|  129|  64|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_22_3_1_U19  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U20  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U21  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U22  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx9_U  |conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9  |        0|   1|   1|    0|    18|    1|     1|           18|
    |w2_V_U     |conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V     |        0|  24|   7|    0|    18|   24|     1|          432|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                      |        0|  25|   8|    0|    36|   25|     2|          450|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_842_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_2_V_fu_878_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_4_V_fu_914_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_6_V_fu_950_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln300_fu_1015_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln302_fu_1026_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln305_fu_975_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln307_fu_986_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_569_p2         |     +    |      0|  0|  19|          14|           1|
    |in_index_fu_581_p2         |     +    |      0|  0|  39|           1|          32|
    |w_index_fu_593_p2          |     +    |      0|  0|  15|           1|           5|
    |and_ln271_1_fu_557_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_2_fu_563_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_fu_551_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_294           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op172  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_599_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln168_fu_587_p2       |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln19_1_fu_627_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_633_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_639_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_645_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_651_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_657_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_663_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_621_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln271_1_fu_505_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_2_fu_525_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln271_3_fu_545_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln271_fu_495_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln292_fu_970_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln296_fu_1010_p2      |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln78_fu_1055_p2       |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_691_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_705_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_789_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_727_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_793_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_798_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_677_p2          |    or    |      0|  0|   2|           1|           1|
    |acc_1_V_3_fu_855_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_1_V_fu_848_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_3_V_3_fu_891_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_3_V_fu_884_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_5_V_3_fu_927_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_5_V_fu_920_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_7_V_3_fu_963_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_7_V_fu_956_p3          |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_1_fu_871_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_2_fu_907_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_3_fu_943_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_fu_835_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln168_fu_783_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln19_1_fu_683_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_2_fu_697_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_3_fu_711_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_4_fu_719_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_5_fu_733_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_6_fu_741_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_7_fu_803_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_669_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln302_fu_1031_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln307_fu_991_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 951|         512|         478|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  38|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i35_phi_fu_238_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_i_i_phi_fu_349_p4        |   9|          2|   32|         64|
    |ap_phi_mux_w_index34_phi_fu_250_p4             |   9|          2|    5|         10|
    |data_V_data_V_blk_n                            |   9|          2|    1|          2|
    |in_index_0_i_i_i_i35_reg_234                   |   9|          2|   32|         64|
    |indvar_flatten36_reg_222                       |   9|          2|   14|         28|
    |pX_5                                           |   9|          2|   32|         64|
    |pY_5                                           |   9|          2|   32|         64|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                           |   9|          2|    1|          2|
    |sX_5                                           |   9|          2|   32|         64|
    |storemerge_i_i_reg_345                         |   9|          2|   32|         64|
    |tmp_data_0_V_3933_reg_257                      |   9|          2|   14|         28|
    |tmp_data_1_V_3231_reg_268                      |   9|          2|   14|         28|
    |tmp_data_2_V_3229_reg_279                      |   9|          2|   14|         28|
    |tmp_data_3_V_2927_reg_290                      |   9|          2|   14|         28|
    |tmp_data_4_V_2925_reg_301                      |   9|          2|   14|         28|
    |tmp_data_5_V_2623_reg_312                      |   9|          2|   14|         28|
    |tmp_data_6_V_2621_reg_323                      |   9|          2|   14|         28|
    |tmp_data_7_V_2619_reg_334                      |   9|          2|   14|         28|
    |w_index34_reg_246                              |   9|          2|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 308|         67|  373|        751|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |acc_1_V_3_reg_1280            |  14|   0|   14|          0|
    |acc_1_V_reg_1274              |  14|   0|   14|          0|
    |acc_3_V_3_reg_1292            |  14|   0|   14|          0|
    |acc_3_V_reg_1286              |  14|   0|   14|          0|
    |acc_5_V_3_reg_1304            |  14|   0|   14|          0|
    |acc_5_V_reg_1298              |  14|   0|   14|          0|
    |acc_7_V_3_reg_1316            |  14|   0|   14|          0|
    |acc_7_V_reg_1310              |  14|   0|   14|          0|
    |add_ln78_reg_1126             |  14|   0|   14|          0|
    |and_ln271_2_reg_1122          |   1|   0|    1|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |icmp_ln151_reg_1156           |   1|   0|    1|          0|
    |icmp_ln168_reg_1146           |   1|   0|    1|          0|
    |icmp_ln19_1_reg_1181          |   1|   0|    1|          0|
    |icmp_ln19_reg_1176            |   1|   0|    1|          0|
    |icmp_ln271_1_reg_1105         |   1|   0|    1|          0|
    |icmp_ln271_reg_1095           |   1|   0|    1|          0|
    |icmp_ln292_reg_1322           |   1|   0|    1|          0|
    |icmp_ln296_reg_1331           |   1|   0|    1|          0|
    |in_index_0_i_i_i_i35_reg_234  |  32|   0|   32|          0|
    |in_index_reg_1141             |  32|   0|   32|          0|
    |indvar_flatten36_reg_222      |  14|   0|   14|          0|
    |kernel_data_V_1_0             |  16|   0|   16|          0|
    |kernel_data_V_1_1             |  16|   0|   16|          0|
    |kernel_data_V_1_2             |  16|   0|   16|          0|
    |kernel_data_V_1_3             |  16|   0|   16|          0|
    |kernel_data_V_1_4             |  16|   0|   16|          0|
    |kernel_data_V_1_5             |  16|   0|   16|          0|
    |kernel_data_V_1_6             |  16|   0|   16|          0|
    |kernel_data_V_1_7             |  16|   0|   16|          0|
    |kernel_data_V_1_8             |  16|   0|   16|          0|
    |mul_ln1118_146_reg_1259       |  22|   0|   22|          0|
    |mul_ln1118_147_reg_1264       |  22|   0|   22|          0|
    |mul_ln1118_148_reg_1269       |  22|   0|   22|          0|
    |mul_ln1118_reg_1254           |  22|   0|   22|          0|
    |or_ln19_2_reg_1186            |   1|   0|    1|          0|
    |or_ln19_4_reg_1191            |   1|   0|    1|          0|
    |out_index_reg_1160            |   1|   0|    1|          0|
    |pX_5                          |  32|   0|   32|          0|
    |pX_5_load_reg_1116            |  32|   0|   32|          0|
    |pY_5                          |  32|   0|   32|          0|
    |pY_5_load_reg_1110            |  32|   0|   32|          0|
    |sX_5                          |  32|   0|   32|          0|
    |sX_5_load_reg_1090            |  32|   0|   32|          0|
    |sY_5                          |  32|   0|   32|          0|
    |sY_5_load_reg_1100            |  32|   0|   32|          0|
    |select_ln19_6_reg_1196        |  16|   0|   16|          0|
    |select_ln302_reg_1335         |  32|   0|   32|          0|
    |select_ln307_reg_1326         |  32|   0|   32|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |storemerge_i_i_reg_345        |  32|   0|   32|          0|
    |tmp_119_reg_1206              |   6|   0|    6|          0|
    |tmp_120_reg_1211              |   6|   0|    6|          0|
    |tmp_121_reg_1216              |   6|   0|    6|          0|
    |tmp_data_0_V_3933_reg_257     |  14|   0|   14|          0|
    |tmp_data_0_V_reg_1085         |  16|   0|   16|          0|
    |tmp_data_1_V_3231_reg_268     |  14|   0|   14|          0|
    |tmp_data_2_V_3229_reg_279     |  14|   0|   14|          0|
    |tmp_data_3_V_2927_reg_290     |  14|   0|   14|          0|
    |tmp_data_4_V_2925_reg_301     |  14|   0|   14|          0|
    |tmp_data_5_V_2623_reg_312     |  14|   0|   14|          0|
    |tmp_data_6_V_2621_reg_323     |  14|   0|   14|          0|
    |tmp_data_7_V_2619_reg_334     |  14|   0|   14|          0|
    |trunc_ln160_2_reg_1201        |   6|   0|    6|          0|
    |w_index34_reg_246             |   5|   0|    5|          0|
    |w_index_reg_1151              |   5|   0|    5|          0|
    |icmp_ln151_reg_1156           |  64|  32|    1|          0|
    |out_index_reg_1160            |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1120|  64|  994|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|res_V_data_0_V_din     | out |   14|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din     | out |   14|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din     | out |   14|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din     | out |   14|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din     | out |   14|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write   | out |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din     | out |   14|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write   | out |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din     | out |   14|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write   | out |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din     | out |   14|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write   | out |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 4 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.reset"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 22 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 4.42>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i14 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i" ]" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 23 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 24 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_692 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9252, i64 9252, i64 9252)"   --->   Operation 25 'speclooptripcount' 'empty_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str81) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 26 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 27 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 28 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 29 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 30 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 31 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 32 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.24ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed,1u>,config2>"(i16 %tmp_data_0_V, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 34 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 35 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 36 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 37 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 39 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 41 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 43 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 45 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 47 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_0_ret, i16* @kernel_data_V_1_0, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_3_ret, i16* @kernel_data_V_1_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_6_ret, i16* @kernel_data_V_1_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:268->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sX_5_load = load i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 52 'load' 'sX_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln271 = icmp eq i32 %sX_5_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 53 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sY_5_load = load i32* @sY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 54 'load' 'sY_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln271_1 = icmp eq i32 %sY_5_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 55 'icmp' 'icmp_ln271_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%pY_5_load = load i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 56 'load' 'pY_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_5_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln271_2 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 58 'icmp' 'icmp_ln271_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pX_5_load = load i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'load' 'pX_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_249 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_5_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln271_3 = icmp sgt i31 %tmp_249, 0" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'icmp' 'icmp_ln271_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln271_2)   --->   "%and_ln271 = and i1 %icmp_ln271, %icmp_ln271_1" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'and' 'and_ln271' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln271_2)   --->   "%and_ln271_1 = and i1 %icmp_ln271_2, %icmp_ln271_3" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'and' 'and_ln271_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln271_2 = and i1 %and_ln271_1, %and_ln271" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'and' 'and_ln271_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.81ns)   --->   "%add_ln78 = add i14 %indvar_flatten36, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'add' 'add_ln78' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %and_ln271_2, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'specregionbegin' 'rbegin25_i_i' <Predicate = (and_ln271_2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %ReuseLoop" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'br' <Predicate = (and_ln271_2)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i35 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln168, %ReuseLoop ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'phi' 'in_index_0_i_i_i_i35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%w_index34 = phi i5 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %w_index, %ReuseLoop ]"   --->   Operation 70 'phi' 'w_index34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i5 %w_index34 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%outidx9_addr = getelementptr [18 x i1]* @outidx9, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'getelementptr' 'outidx9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%out_index = load i1* %outidx9_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 18> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [18 x i24]* @w2_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%w2_V_load = load i24* %w2_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 18> <ROM>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 1, %in_index_0_i_i_i_i35" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 8" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.78ns)   --->   "%w_index = add i5 1, %w_index34" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'add' 'w_index' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln151 = icmp eq i5 %w_index34, -15" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%out_index = load i1* %outidx9_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 81 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 18> <ROM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i_i_i35 to i4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2" [aesl_mux_load.9i16P.i4:1->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'load' 'kernel_data_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load_1 = load i16* @kernel_data_V_1_1, align 2" [aesl_mux_load.9i16P.i4:3->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'load' 'kernel_data_V_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load_1 = load i16* @kernel_data_V_1_2, align 2" [aesl_mux_load.9i16P.i4:5->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'load' 'kernel_data_V_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2" [aesl_mux_load.9i16P.i4:7->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'load' 'kernel_data_V_1_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load_1 = load i16* @kernel_data_V_1_4, align 2" [aesl_mux_load.9i16P.i4:9->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'load' 'kernel_data_V_1_4_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load_1 = load i16* @kernel_data_V_1_5, align 2" [aesl_mux_load.9i16P.i4:11->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'load' 'kernel_data_V_1_5_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2" [aesl_mux_load.9i16P.i4:13->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'load' 'kernel_data_V_1_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load_1 = load i16* @kernel_data_V_1_7, align 2" [aesl_mux_load.9i16P.i4:15->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'load' 'kernel_data_V_1_7_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %trunc_ln160, 0" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.30ns)   --->   "%icmp_ln19_1 = icmp eq i4 %trunc_ln160, 1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln19_2 = icmp eq i4 %trunc_ln160, 2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.30ns)   --->   "%icmp_ln19_3 = icmp eq i4 %trunc_ln160, 3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.30ns)   --->   "%icmp_ln19_4 = icmp eq i4 %trunc_ln160, 4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'icmp' 'icmp_ln19_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln19_5 = icmp eq i4 %trunc_ln160, 5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'icmp' 'icmp_ln19_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.30ns)   --->   "%icmp_ln19_6 = icmp eq i4 %trunc_ln160, 6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'icmp' 'icmp_ln19_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.30ns)   --->   "%icmp_ln19_7 = icmp eq i4 %trunc_ln160, 7" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'icmp' 'icmp_ln19_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_4)   --->   "%select_ln19 = select i1 %icmp_ln19_7, i16 %kernel_data_V_1_7_load_1, i16 %kernel_data_V_1_6_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'select' 'select_ln19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln19 = or i1 %icmp_ln19_7, %icmp_ln19_6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'or' 'or_ln19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %icmp_ln19_5, i16 %kernel_data_V_1_5_load_1, i16 %kernel_data_V_1_4_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_4)   --->   "%or_ln19_1 = or i1 %icmp_ln19_5, %icmp_ln19_4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_5)   --->   "%select_ln19_2 = select i1 %icmp_ln19_3, i16 %kernel_data_V_1_3_load, i16 %kernel_data_V_1_2_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln19_2 = or i1 %icmp_ln19_3, %icmp_ln19_2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'or' 'or_ln19_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %icmp_ln19_1, i16 %kernel_data_V_1_1_load_1, i16 %kernel_data_V_1_0_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'select' 'select_ln19_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_4 = select i1 %or_ln19, i16 %select_ln19, i16 %select_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'select' 'select_ln19_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_4 = or i1 %or_ln19, %or_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'or' 'or_ln19_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_5 = select i1 %or_ln19_2, i16 %select_ln19_2, i16 %select_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'select' 'select_ln19_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_6 = select i1 %or_ln19_4, i16 %select_ln19_4, i16 %select_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'select' 'select_ln19_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%w2_V_load = load i24* %w2_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 18> <ROM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln160_2 = trunc i24 %w2_V_load to i6" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 111 'trunc' 'trunc_ln160_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_119 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 6, i32 11)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 112 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_120 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 12, i32 17)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_121 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 18, i32 23)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'select' 'select_ln168' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load_1 = load i16* @kernel_data_V_1_8, align 2" [aesl_mux_load.9i16P.i4:17->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'load' 'kernel_data_V_1_8_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_3 = or i1 %icmp_ln19_1, %icmp_ln19" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'or' 'or_ln19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_5 = or i1 %or_ln19_2, %or_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 118 'or' 'or_ln19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_6 = or i1 %or_ln19_4, %or_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 119 'or' 'or_ln19_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_7 = select i1 %or_ln19_6, i16 %select_ln19_6, i16 %kernel_data_V_1_8_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 120 'select' 'select_ln19_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %select_ln19_7 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 121 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %trunc_ln160_2 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 122 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 123 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i6 %tmp_119 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 124 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 125 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i6 %tmp_120 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 126 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 127 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %tmp_121 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 128 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 129 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 130 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 130 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 131 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 132 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 133 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 134 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 134 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 135 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 136 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 136 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 137 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 137 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3933 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_1_V_3, %ReuseLoop ]"   --->   Operation 138 'phi' 'tmp_data_0_V_3933' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3231 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop ]"   --->   Operation 139 'phi' 'tmp_data_1_V_3231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3229 = phi i14 [ 8, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_3_V_3, %ReuseLoop ]"   --->   Operation 140 'phi' 'tmp_data_2_V_3229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_data_3_V_2927 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop ]"   --->   Operation 141 'phi' 'tmp_data_3_V_2927' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_4_V_2925 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_5_V_3, %ReuseLoop ]"   --->   Operation 142 'phi' 'tmp_data_4_V_2925' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_data_5_V_2623 = phi i14 [ 8, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop ]"   --->   Operation 143 'phi' 'tmp_data_5_V_2623' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_6_V_2621 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_7_V_3, %ReuseLoop ]"   --->   Operation 144 'phi' 'tmp_data_6_V_2621' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_7_V_2619 = phi i14 [ -32, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop ]"   --->   Operation 145 'phi' 'tmp_data_7_V_2619' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str64) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str64)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 147 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node acc_0_V)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 7, i32 20)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node acc_0_V)   --->   "%select_ln1265 = select i1 %out_index, i14 %tmp_data_1_V_3231, i14 %tmp_data_0_V_3933" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 150 'select' 'select_ln1265' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (1.81ns) (out node of the LUT)   --->   "%acc_0_V = add i14 %trunc_ln, %select_ln1265" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 151 'add' 'acc_0_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.70ns)   --->   "%acc_1_V = select i1 %out_index, i14 %acc_0_V, i14 %tmp_data_1_V_3231" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 152 'select' 'acc_1_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.70ns)   --->   "%acc_1_V_3 = select i1 %out_index, i14 %tmp_data_0_V_3933, i14 %acc_0_V" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 153 'select' 'acc_1_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node acc_2_V)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_146, i32 7, i32 20)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 154 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node acc_2_V)   --->   "%select_ln1265_1 = select i1 %out_index, i14 %tmp_data_3_V_2927, i14 %tmp_data_2_V_3229" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 155 'select' 'select_ln1265_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (1.81ns) (out node of the LUT)   --->   "%acc_2_V = add i14 %trunc_ln708_s, %select_ln1265_1" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 156 'add' 'acc_2_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.70ns)   --->   "%acc_3_V = select i1 %out_index, i14 %acc_2_V, i14 %tmp_data_3_V_2927" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 157 'select' 'acc_3_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.70ns)   --->   "%acc_3_V_3 = select i1 %out_index, i14 %tmp_data_2_V_3229, i14 %acc_2_V" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 158 'select' 'acc_3_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node acc_4_V)   --->   "%trunc_ln708_181 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_147, i32 7, i32 20)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 159 'partselect' 'trunc_ln708_181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node acc_4_V)   --->   "%select_ln1265_2 = select i1 %out_index, i14 %tmp_data_5_V_2623, i14 %tmp_data_4_V_2925" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 160 'select' 'select_ln1265_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (1.81ns) (out node of the LUT)   --->   "%acc_4_V = add i14 %trunc_ln708_181, %select_ln1265_2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 161 'add' 'acc_4_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.70ns)   --->   "%acc_5_V = select i1 %out_index, i14 %acc_4_V, i14 %tmp_data_5_V_2623" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 162 'select' 'acc_5_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.70ns)   --->   "%acc_5_V_3 = select i1 %out_index, i14 %tmp_data_4_V_2925, i14 %acc_4_V" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 163 'select' 'acc_5_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node acc_6_V)   --->   "%trunc_ln708_182 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_148, i32 7, i32 20)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 164 'partselect' 'trunc_ln708_182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node acc_6_V)   --->   "%select_ln1265_3 = select i1 %out_index, i14 %tmp_data_7_V_2619, i14 %tmp_data_6_V_2621" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 165 'select' 'select_ln1265_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (1.81ns) (out node of the LUT)   --->   "%acc_6_V = add i14 %trunc_ln708_182, %select_ln1265_3" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 166 'add' 'acc_6_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.70ns)   --->   "%acc_7_V = select i1 %out_index, i14 %acc_6_V, i14 %tmp_data_7_V_2619" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 167 'select' 'acc_7_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.70ns)   --->   "%acc_7_V_3 = select i1 %out_index, i14 %tmp_data_6_V_2621, i14 %acc_6_V" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 168 'select' 'acc_7_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str64, i32 %tmp_s)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 169 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%empty_691 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 170 'speclooptripcount' 'empty_691' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.42>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%rend26_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1, i32 %rbegin25_i_i) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:282->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 171 'specregionend' 'rend26_i_i' <Predicate = (and_ln271_2)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14* %res_V_data_5_V, i14* %res_V_data_6_V, i14* %res_V_data_7_V, i14 %acc_1_V_3, i14 %acc_1_V, i14 %acc_3_V_3, i14 %acc_3_V, i14 %acc_5_V_3, i14 %acc_5_V, i14 %acc_7_V_3, i14 %acc_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:288->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 172 'write' <Predicate = (and_ln271_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 173 'br' <Predicate = (and_ln271_2)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln292 = icmp eq i32 %pX_5_load, 17" [firmware/nnet_utils/nnet_conv_stream.h:292->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 174 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln292, label %0, label %4" [firmware/nnet_utils/nnet_conv_stream.h:292->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln305 = add nsw i32 %pX_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:305->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 176 'add' 'add_ln305' <Predicate = (!icmp_ln292)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.76ns)   --->   "store i32 %add_ln305, i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 177 'store' <Predicate = (!icmp_ln292)> <Delay = 1.76>
ST_10 : Operation 178 [1/1] (2.55ns)   --->   "%add_ln307 = add i32 %sX_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:307->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 178 'add' 'add_ln307' <Predicate = (!icmp_ln292 & !icmp_ln271)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln307 = select i1 %icmp_ln271, i32 2, i32 %add_ln307" [firmware/nnet_utils/nnet_conv_stream.h:307->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 179 'select' 'select_ln307' <Predicate = (!icmp_ln292)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 180 'store' <Predicate = (icmp_ln292)> <Delay = 1.76>
ST_10 : Operation 181 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:295->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 181 'store' <Predicate = (icmp_ln292)> <Delay = 1.76>
ST_10 : Operation 182 [1/1] (2.47ns)   --->   "%icmp_ln296 = icmp eq i32 %pY_5_load, 513" [firmware/nnet_utils/nnet_conv_stream.h:296->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 182 'icmp' 'icmp_ln296' <Predicate = (icmp_ln292)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln296, label %1, label %2" [firmware/nnet_utils/nnet_conv_stream.h:296->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 183 'br' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln300 = add nsw i32 %pY_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:300->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 184 'add' 'add_ln300' <Predicate = (icmp_ln292 & !icmp_ln296)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (1.76ns)   --->   "store i32 %add_ln300, i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:300->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 185 'store' <Predicate = (icmp_ln292 & !icmp_ln296)> <Delay = 1.76>
ST_10 : Operation 186 [1/1] (2.55ns)   --->   "%add_ln302 = add i32 %sY_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:302->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 186 'add' 'add_ln302' <Predicate = (icmp_ln292 & !icmp_ln296 & !icmp_ln271_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.69ns)   --->   "%select_ln302 = select i1 %icmp_ln271_1, i32 2, i32 %add_ln302" [firmware/nnet_utils/nnet_conv_stream.h:302->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 187 'select' 'select_ln302' <Predicate = (icmp_ln292 & !icmp_ln296)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 188 'store' <Predicate = (icmp_ln292 & icmp_ln296)> <Delay = 1.76>
ST_10 : Operation 189 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv_stream.h:299->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 189 'br' <Predicate = (icmp_ln292 & icmp_ln296)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.20>
ST_11 : Operation 190 [1/1] (1.76ns)   --->   "store i32 %select_ln307, i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:307->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 190 'store' <Predicate = (!icmp_ln292)> <Delay = 1.76>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i""   --->   Operation 191 'br' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 192 'br' <Predicate = (icmp_ln292 & !icmp_ln296)> <Delay = 1.76>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln302, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv_stream.h:302->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 193 'phi' 'storemerge_i_i' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:298->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 194 'store' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i"" [firmware/nnet_utils/nnet_conv_stream.h:304->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 195 'br' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (2.20ns)   --->   "%icmp_ln78 = icmp eq i14 %indvar_flatten36, -7133" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 196 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 198 'ret' <Predicate = (icmp_ln78)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outidx9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
br_ln0                   (br               ) [ 011111111111]
tmp_data_0_V             (read             ) [ 000100000000]
indvar_flatten36         (phi              ) [ 001111111111]
specloopname_ln0         (specloopname     ) [ 000000000000]
empty_692                (speclooptripcount) [ 000000000000]
specloopname_ln79        (specloopname     ) [ 000000000000]
kernel_data_V_1_1_load   (load             ) [ 000000000000]
kernel_data_V_1_2_load   (load             ) [ 000000000000]
kernel_data_V_1_4_load   (load             ) [ 000000000000]
kernel_data_V_1_5_load   (load             ) [ 000000000000]
kernel_data_V_1_7_load   (load             ) [ 000000000000]
kernel_data_V_1_8_load   (load             ) [ 000000000000]
call_ret                 (call             ) [ 000000000000]
kernel_data_V_1_6_ret    (extractvalue     ) [ 000000000000]
kernel_data_V_1_3_ret    (extractvalue     ) [ 000000000000]
kernel_data_V_1_0_ret    (extractvalue     ) [ 000000000000]
kernel_data_V_1_1_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
kernel_data_V_1_2_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
kernel_data_V_1_4_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
kernel_data_V_1_5_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
kernel_data_V_1_7_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
kernel_data_V_1_8_ret    (extractvalue     ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
store_ln268              (store            ) [ 000000000000]
sX_5_load                (load             ) [ 000011111110]
icmp_ln271               (icmp             ) [ 000011111110]
sY_5_load                (load             ) [ 000011111110]
icmp_ln271_1             (icmp             ) [ 000011111110]
pY_5_load                (load             ) [ 000011111110]
tmp                      (partselect       ) [ 000000000000]
icmp_ln271_2             (icmp             ) [ 000000000000]
pX_5_load                (load             ) [ 000011111110]
tmp_249                  (partselect       ) [ 000000000000]
icmp_ln271_3             (icmp             ) [ 000000000000]
and_ln271                (and              ) [ 000000000000]
and_ln271_1              (and              ) [ 000000000000]
and_ln271_2              (and              ) [ 001111111111]
add_ln78                 (add              ) [ 011111111111]
br_ln271                 (br               ) [ 000000000000]
rbegin25_i_i             (specregionbegin  ) [ 000011111110]
br_ln151                 (br               ) [ 001111111111]
in_index_0_i_i_i_i35     (phi              ) [ 000011111100]
w_index34                (phi              ) [ 000011111100]
zext_ln155               (zext             ) [ 000000000000]
outidx9_addr             (getelementptr    ) [ 000011000000]
w2_V_addr                (getelementptr    ) [ 000011000000]
in_index                 (add              ) [ 000011000000]
icmp_ln168               (icmp             ) [ 000011000000]
w_index                  (add              ) [ 001111111111]
icmp_ln151               (icmp             ) [ 001111111111]
br_ln151                 (br               ) [ 001111111111]
out_index                (load             ) [ 000010111100]
trunc_ln160              (trunc            ) [ 000000000000]
kernel_data_V_1_0_load   (load             ) [ 000000000000]
kernel_data_V_1_1_load_1 (load             ) [ 000000000000]
kernel_data_V_1_2_load_1 (load             ) [ 000000000000]
kernel_data_V_1_3_load   (load             ) [ 000000000000]
kernel_data_V_1_4_load_1 (load             ) [ 000000000000]
kernel_data_V_1_5_load_1 (load             ) [ 000000000000]
kernel_data_V_1_6_load   (load             ) [ 000000000000]
kernel_data_V_1_7_load_1 (load             ) [ 000000000000]
icmp_ln19                (icmp             ) [ 000010100000]
icmp_ln19_1              (icmp             ) [ 000010100000]
icmp_ln19_2              (icmp             ) [ 000000000000]
icmp_ln19_3              (icmp             ) [ 000000000000]
icmp_ln19_4              (icmp             ) [ 000000000000]
icmp_ln19_5              (icmp             ) [ 000000000000]
icmp_ln19_6              (icmp             ) [ 000000000000]
icmp_ln19_7              (icmp             ) [ 000000000000]
select_ln19              (select           ) [ 000000000000]
or_ln19                  (or               ) [ 000000000000]
select_ln19_1            (select           ) [ 000000000000]
or_ln19_1                (or               ) [ 000000000000]
select_ln19_2            (select           ) [ 000000000000]
or_ln19_2                (or               ) [ 000010100000]
select_ln19_3            (select           ) [ 000000000000]
select_ln19_4            (select           ) [ 000000000000]
or_ln19_4                (or               ) [ 000010100000]
select_ln19_5            (select           ) [ 000000000000]
select_ln19_6            (select           ) [ 000010100000]
w2_V_load                (load             ) [ 000000000000]
trunc_ln160_2            (trunc            ) [ 000010100000]
tmp_119                  (partselect       ) [ 000010100000]
tmp_120                  (partselect       ) [ 000010100000]
tmp_121                  (partselect       ) [ 000010100000]
select_ln168             (select           ) [ 001110111111]
kernel_data_V_1_8_load_1 (load             ) [ 000000000000]
or_ln19_3                (or               ) [ 000000000000]
or_ln19_5                (or               ) [ 000000000000]
or_ln19_6                (or               ) [ 000000000000]
select_ln19_7            (select           ) [ 000000000000]
sext_ln1116              (sext             ) [ 000010011000]
sext_ln1118              (sext             ) [ 000010011000]
sext_ln1118_1            (sext             ) [ 000010011000]
sext_ln1118_2            (sext             ) [ 000010011000]
sext_ln1118_3            (sext             ) [ 000010011000]
mul_ln1118               (mul              ) [ 000010000100]
mul_ln1118_146           (mul              ) [ 000010000100]
mul_ln1118_147           (mul              ) [ 000010000100]
mul_ln1118_148           (mul              ) [ 000010000100]
tmp_data_0_V_3933        (phi              ) [ 000011111100]
tmp_data_1_V_3231        (phi              ) [ 000011111100]
tmp_data_2_V_3229        (phi              ) [ 000011111100]
tmp_data_3_V_2927        (phi              ) [ 000011111100]
tmp_data_4_V_2925        (phi              ) [ 000011111100]
tmp_data_5_V_2623        (phi              ) [ 000011111100]
tmp_data_6_V_2621        (phi              ) [ 000011111100]
tmp_data_7_V_2619        (phi              ) [ 000011111100]
specloopname_ln151       (specloopname     ) [ 000000000000]
tmp_s                    (specregionbegin  ) [ 000000000000]
specpipeline_ln152       (specpipeline     ) [ 000000000000]
trunc_ln                 (partselect       ) [ 000000000000]
select_ln1265            (select           ) [ 000000000000]
acc_0_V                  (add              ) [ 000000000000]
acc_1_V                  (select           ) [ 001111111111]
acc_1_V_3                (select           ) [ 001111111111]
trunc_ln708_s            (partselect       ) [ 000000000000]
select_ln1265_1          (select           ) [ 000000000000]
acc_2_V                  (add              ) [ 000000000000]
acc_3_V                  (select           ) [ 001111111111]
acc_3_V_3                (select           ) [ 001111111111]
trunc_ln708_181          (partselect       ) [ 000000000000]
select_ln1265_2          (select           ) [ 000000000000]
acc_4_V                  (add              ) [ 000000000000]
acc_5_V                  (select           ) [ 001111111111]
acc_5_V_3                (select           ) [ 001111111111]
trunc_ln708_182          (partselect       ) [ 000000000000]
select_ln1265_3          (select           ) [ 000000000000]
acc_6_V                  (add              ) [ 000000000000]
acc_7_V                  (select           ) [ 001111111111]
acc_7_V_3                (select           ) [ 001111111111]
empty                    (specregionend    ) [ 000000000000]
empty_691                (speclooptripcount) [ 000000000000]
rend26_i_i               (specregionend    ) [ 000000000000]
write_ln288              (write            ) [ 000000000000]
br_ln289                 (br               ) [ 000000000000]
icmp_ln292               (icmp             ) [ 001111111111]
br_ln292                 (br               ) [ 000000000000]
add_ln305                (add              ) [ 000000000000]
store_ln305              (store            ) [ 000000000000]
add_ln307                (add              ) [ 000000000000]
select_ln307             (select           ) [ 000000000001]
store_ln294              (store            ) [ 000000000000]
store_ln295              (store            ) [ 000000000000]
icmp_ln296               (icmp             ) [ 001111111111]
br_ln296                 (br               ) [ 000000000000]
add_ln300                (add              ) [ 000000000000]
store_ln300              (store            ) [ 000000000000]
add_ln302                (add              ) [ 000000000000]
select_ln302             (select           ) [ 001111111111]
store_ln297              (store            ) [ 000000000000]
br_ln299                 (br               ) [ 001111111111]
store_ln307              (store            ) [ 000000000000]
br_ln0                   (br               ) [ 000000000000]
br_ln0                   (br               ) [ 000000000000]
storemerge_i_i           (phi              ) [ 000000000001]
store_ln298              (store            ) [ 000000000000]
br_ln304                 (br               ) [ 000000000000]
icmp_ln78                (icmp             ) [ 001111111111]
br_ln78                  (br               ) [ 011111111111]
ret_ln109                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outidx9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pX_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sX_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pY_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sY_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed,1u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_data_0_V_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln288_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="0" index="3" bw="14" slack="0"/>
<pin id="173" dir="0" index="4" bw="14" slack="0"/>
<pin id="174" dir="0" index="5" bw="14" slack="0"/>
<pin id="175" dir="0" index="6" bw="14" slack="0"/>
<pin id="176" dir="0" index="7" bw="14" slack="0"/>
<pin id="177" dir="0" index="8" bw="14" slack="0"/>
<pin id="178" dir="0" index="9" bw="14" slack="1"/>
<pin id="179" dir="0" index="10" bw="14" slack="1"/>
<pin id="180" dir="0" index="11" bw="14" slack="1"/>
<pin id="181" dir="0" index="12" bw="14" slack="1"/>
<pin id="182" dir="0" index="13" bw="14" slack="1"/>
<pin id="183" dir="0" index="14" bw="14" slack="1"/>
<pin id="184" dir="0" index="15" bw="14" slack="1"/>
<pin id="185" dir="0" index="16" bw="14" slack="1"/>
<pin id="186" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln288/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="outidx9_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx9_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="w2_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="indvar_flatten36_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="2"/>
<pin id="224" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten36_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="14" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="in_index_0_i_i_i_i35_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i_i_i35 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="in_index_0_i_i_i_i35_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i_i_i35/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="w_index34_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index34 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="w_index34_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index34/4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_data_0_V_3933_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="6"/>
<pin id="259" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_3933 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_data_0_V_3933_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="6"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="14" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V_3933/9 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_data_1_V_3231_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="6"/>
<pin id="270" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_3231 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_data_1_V_3231_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="6"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="14" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_1_V_3231/9 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_data_2_V_3229_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="6"/>
<pin id="281" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_3229 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_data_2_V_3229_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="6"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="14" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_2_V_3229/9 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_data_3_V_2927_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="6"/>
<pin id="292" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_2927 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_data_3_V_2927_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="6"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="14" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_3_V_2927/9 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_data_4_V_2925_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="6"/>
<pin id="303" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_4_V_2925 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_data_4_V_2925_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="6"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="14" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_4_V_2925/9 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_data_5_V_2623_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="6"/>
<pin id="314" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_5_V_2623 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_data_5_V_2623_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="6"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_5_V_2623/9 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_data_6_V_2621_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="6"/>
<pin id="325" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_6_V_2621 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_data_6_V_2621_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="6"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="14" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_6_V_2621/9 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_data_7_V_2619_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="6"/>
<pin id="336" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_7_V_2619 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_data_7_V_2619_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="6"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="14" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_7_V_2619/9 "/>
</bind>
</comp>

<comp id="345" class="1005" name="storemerge_i_i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="storemerge_i_i_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="144" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="1"/>
<pin id="359" dir="0" index="2" bw="16" slack="0"/>
<pin id="360" dir="0" index="3" bw="16" slack="0"/>
<pin id="361" dir="0" index="4" bw="16" slack="0"/>
<pin id="362" dir="0" index="5" bw="16" slack="0"/>
<pin id="363" dir="0" index="6" bw="16" slack="0"/>
<pin id="364" dir="0" index="7" bw="16" slack="0"/>
<pin id="365" dir="0" index="8" bw="16" slack="0"/>
<pin id="366" dir="0" index="9" bw="16" slack="0"/>
<pin id="367" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/3 kernel_data_V_1_1_load_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/3 kernel_data_V_1_2_load_1/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/3 kernel_data_V_1_4_load_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/3 kernel_data_V_1_5_load_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/3 kernel_data_V_1_7_load_1/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/3 kernel_data_V_1_8_load_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="kernel_data_V_1_6_ret_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="144" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="kernel_data_V_1_3_ret_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="144" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="kernel_data_V_1_0_ret_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="144" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="kernel_data_V_1_1_ret_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="144" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln268_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="kernel_data_V_1_2_ret_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="144" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln268_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="kernel_data_V_1_4_ret_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="144" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln268_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="kernel_data_V_1_5_ret_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="144" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln268_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="kernel_data_V_1_7_ret_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="144" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln268_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="kernel_data_V_1_8_ret_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="144" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln268_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln268_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln268_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln268_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sX_5_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_5_load/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln271_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sY_5_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_5_load/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln271_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271_1/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="pY_5_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_5_load/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln271_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="0"/>
<pin id="527" dir="0" index="1" bw="31" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271_2/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="pX_5_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_5_load/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_249_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="6" slack="0"/>
<pin id="540" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_249/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln271_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="0" index="1" bw="31" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271_3/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln271_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln271_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271_1/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln271_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln78_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln155_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="in_index_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln168_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="w_index_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln151_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln160_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="kernel_data_V_1_0_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_0_load/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="kernel_data_V_1_3_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_3_load/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="kernel_data_V_1_6_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_6_load/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln19_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="4" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln19_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln19_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln19_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln19_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="4" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_4/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln19_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_5/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln19_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_6/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln19_7_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_7/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln19_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="16" slack="0"/>
<pin id="673" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln19_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln19_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="0" index="2" bw="16" slack="0"/>
<pin id="687" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="or_ln19_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln19_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="0" index="2" bw="16" slack="0"/>
<pin id="701" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln19_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln19_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="0" index="2" bw="16" slack="0"/>
<pin id="715" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln19_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="16" slack="0"/>
<pin id="723" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="or_ln19_4_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_4/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln19_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="0"/>
<pin id="737" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln19_6_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="0" index="2" bw="16" slack="0"/>
<pin id="745" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_6/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln160_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="24" slack="0"/>
<pin id="751" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160_2/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_119_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="0"/>
<pin id="755" dir="0" index="1" bw="24" slack="0"/>
<pin id="756" dir="0" index="2" bw="4" slack="0"/>
<pin id="757" dir="0" index="3" bw="5" slack="0"/>
<pin id="758" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_120_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="0"/>
<pin id="765" dir="0" index="1" bw="24" slack="0"/>
<pin id="766" dir="0" index="2" bw="5" slack="0"/>
<pin id="767" dir="0" index="3" bw="6" slack="0"/>
<pin id="768" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_121_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="0" index="1" bw="24" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="0" index="3" bw="6" slack="0"/>
<pin id="778" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="select_ln168_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="32" slack="1"/>
<pin id="787" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln19_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="1" slack="1"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_3/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="or_ln19_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_5/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_ln19_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_6/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln19_7_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="1"/>
<pin id="806" dir="0" index="2" bw="16" slack="0"/>
<pin id="807" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_7/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln1116_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1118_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="1"/>
<pin id="816" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1118_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="1"/>
<pin id="819" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1118_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="1"/>
<pin id="822" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln1118_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="1"/>
<pin id="825" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="14" slack="0"/>
<pin id="828" dir="0" index="1" bw="22" slack="1"/>
<pin id="829" dir="0" index="2" bw="4" slack="0"/>
<pin id="830" dir="0" index="3" bw="6" slack="0"/>
<pin id="831" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln1265_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="4"/>
<pin id="837" dir="0" index="1" bw="14" slack="0"/>
<pin id="838" dir="0" index="2" bw="14" slack="0"/>
<pin id="839" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1265/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="acc_0_V_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="0"/>
<pin id="844" dir="0" index="1" bw="14" slack="0"/>
<pin id="845" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="acc_1_V_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="4"/>
<pin id="850" dir="0" index="1" bw="14" slack="0"/>
<pin id="851" dir="0" index="2" bw="14" slack="0"/>
<pin id="852" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_1_V/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="acc_1_V_3_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="4"/>
<pin id="857" dir="0" index="1" bw="14" slack="0"/>
<pin id="858" dir="0" index="2" bw="14" slack="0"/>
<pin id="859" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_1_V_3/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln708_s_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="14" slack="0"/>
<pin id="864" dir="0" index="1" bw="22" slack="1"/>
<pin id="865" dir="0" index="2" bw="4" slack="0"/>
<pin id="866" dir="0" index="3" bw="6" slack="0"/>
<pin id="867" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="select_ln1265_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="4"/>
<pin id="873" dir="0" index="1" bw="14" slack="0"/>
<pin id="874" dir="0" index="2" bw="14" slack="0"/>
<pin id="875" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1265_1/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="acc_2_V_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="0"/>
<pin id="880" dir="0" index="1" bw="14" slack="0"/>
<pin id="881" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="acc_3_V_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="4"/>
<pin id="886" dir="0" index="1" bw="14" slack="0"/>
<pin id="887" dir="0" index="2" bw="14" slack="0"/>
<pin id="888" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_V/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="acc_3_V_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="4"/>
<pin id="893" dir="0" index="1" bw="14" slack="0"/>
<pin id="894" dir="0" index="2" bw="14" slack="0"/>
<pin id="895" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_V_3/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln708_181_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="0"/>
<pin id="900" dir="0" index="1" bw="22" slack="1"/>
<pin id="901" dir="0" index="2" bw="4" slack="0"/>
<pin id="902" dir="0" index="3" bw="6" slack="0"/>
<pin id="903" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_181/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln1265_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="4"/>
<pin id="909" dir="0" index="1" bw="14" slack="0"/>
<pin id="910" dir="0" index="2" bw="14" slack="0"/>
<pin id="911" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1265_2/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="acc_4_V_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="0"/>
<pin id="917" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/9 "/>
</bind>
</comp>

<comp id="920" class="1004" name="acc_5_V_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="4"/>
<pin id="922" dir="0" index="1" bw="14" slack="0"/>
<pin id="923" dir="0" index="2" bw="14" slack="0"/>
<pin id="924" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_5_V/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="acc_5_V_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="4"/>
<pin id="929" dir="0" index="1" bw="14" slack="0"/>
<pin id="930" dir="0" index="2" bw="14" slack="0"/>
<pin id="931" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_5_V_3/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln708_182_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="14" slack="0"/>
<pin id="936" dir="0" index="1" bw="22" slack="1"/>
<pin id="937" dir="0" index="2" bw="4" slack="0"/>
<pin id="938" dir="0" index="3" bw="6" slack="0"/>
<pin id="939" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_182/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln1265_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="4"/>
<pin id="945" dir="0" index="1" bw="14" slack="0"/>
<pin id="946" dir="0" index="2" bw="14" slack="0"/>
<pin id="947" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1265_3/9 "/>
</bind>
</comp>

<comp id="950" class="1004" name="acc_6_V_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="14" slack="0"/>
<pin id="952" dir="0" index="1" bw="14" slack="0"/>
<pin id="953" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="acc_7_V_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="4"/>
<pin id="958" dir="0" index="1" bw="14" slack="0"/>
<pin id="959" dir="0" index="2" bw="14" slack="0"/>
<pin id="960" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_7_V/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="acc_7_V_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="4"/>
<pin id="965" dir="0" index="1" bw="14" slack="0"/>
<pin id="966" dir="0" index="2" bw="14" slack="0"/>
<pin id="967" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_7_V_3/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln292_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="7"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln305_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="7"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln305/10 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln305_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln307_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="7"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="select_ln307_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="7"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="0" index="2" bw="32" slack="0"/>
<pin id="995" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln307/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln294_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="store_ln295_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="icmp_ln296_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="7"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln300_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="7"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/10 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln300_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/10 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln302_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="7"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln302/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln302_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="7"/>
<pin id="1033" dir="0" index="1" bw="32" slack="0"/>
<pin id="1034" dir="0" index="2" bw="32" slack="0"/>
<pin id="1035" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/10 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="store_ln297_store_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/10 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="store_ln307_store_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="0" index="1" bw="32" slack="0"/>
<pin id="1047" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/11 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="store_ln298_store_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/11 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="icmp_ln78_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="14" slack="8"/>
<pin id="1057" dir="0" index="1" bw="14" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/11 "/>
</bind>
</comp>

<comp id="1061" class="1007" name="grp_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="0"/>
<pin id="1063" dir="0" index="1" bw="16" slack="0"/>
<pin id="1064" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/6 "/>
</bind>
</comp>

<comp id="1067" class="1007" name="grp_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="0"/>
<pin id="1069" dir="0" index="1" bw="16" slack="0"/>
<pin id="1070" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_146/6 "/>
</bind>
</comp>

<comp id="1073" class="1007" name="grp_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="6" slack="0"/>
<pin id="1075" dir="0" index="1" bw="16" slack="0"/>
<pin id="1076" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_147/6 "/>
</bind>
</comp>

<comp id="1079" class="1007" name="grp_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="0"/>
<pin id="1081" dir="0" index="1" bw="16" slack="0"/>
<pin id="1082" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_148/6 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_data_0_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="1"/>
<pin id="1087" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1090" class="1005" name="sX_5_load_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="7"/>
<pin id="1092" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sX_5_load "/>
</bind>
</comp>

<comp id="1095" class="1005" name="icmp_ln271_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="7"/>
<pin id="1097" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln271 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sY_5_load_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="7"/>
<pin id="1102" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sY_5_load "/>
</bind>
</comp>

<comp id="1105" class="1005" name="icmp_ln271_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="7"/>
<pin id="1107" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln271_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="pY_5_load_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="7"/>
<pin id="1112" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="pY_5_load "/>
</bind>
</comp>

<comp id="1116" class="1005" name="pX_5_load_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="7"/>
<pin id="1118" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="pX_5_load "/>
</bind>
</comp>

<comp id="1122" class="1005" name="and_ln271_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln271_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="add_ln78_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="14" slack="0"/>
<pin id="1128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="outidx9_addr_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="5" slack="1"/>
<pin id="1133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outidx9_addr "/>
</bind>
</comp>

<comp id="1136" class="1005" name="w2_V_addr_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="5" slack="1"/>
<pin id="1138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="1141" class="1005" name="in_index_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="1146" class="1005" name="icmp_ln168_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="1"/>
<pin id="1148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="w_index_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="0"/>
<pin id="1153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1156" class="1005" name="icmp_ln151_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="1"/>
<pin id="1158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="out_index_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="4"/>
<pin id="1162" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1176" class="1005" name="icmp_ln19_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="icmp_ln19_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="or_ln19_2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln19_2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="or_ln19_4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln19_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="select_ln19_6_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="1"/>
<pin id="1198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_6 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="trunc_ln160_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="6" slack="1"/>
<pin id="1203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_119_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="6" slack="1"/>
<pin id="1208" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_120_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="6" slack="1"/>
<pin id="1213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_121_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="6" slack="1"/>
<pin id="1218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="select_ln168_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln168 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="sext_ln1116_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="22" slack="1"/>
<pin id="1228" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="sext_ln1118_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="22" slack="1"/>
<pin id="1236" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="sext_ln1118_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="22" slack="1"/>
<pin id="1241" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="sext_ln1118_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="22" slack="1"/>
<pin id="1246" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="sext_ln1118_3_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="22" slack="1"/>
<pin id="1251" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="mul_ln1118_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="22" slack="1"/>
<pin id="1256" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="mul_ln1118_146_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="22" slack="1"/>
<pin id="1261" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_146 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="mul_ln1118_147_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="22" slack="1"/>
<pin id="1266" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_147 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="mul_ln1118_148_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="22" slack="1"/>
<pin id="1271" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_148 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="acc_1_V_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="14" slack="0"/>
<pin id="1276" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V "/>
</bind>
</comp>

<comp id="1280" class="1005" name="acc_1_V_3_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="14" slack="0"/>
<pin id="1282" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="acc_3_V_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="14" slack="0"/>
<pin id="1288" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V "/>
</bind>
</comp>

<comp id="1292" class="1005" name="acc_3_V_3_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="14" slack="0"/>
<pin id="1294" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="acc_5_V_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="14" slack="0"/>
<pin id="1300" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_5_V "/>
</bind>
</comp>

<comp id="1304" class="1005" name="acc_5_V_3_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="14" slack="0"/>
<pin id="1306" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_5_V_3 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="acc_7_V_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="14" slack="0"/>
<pin id="1312" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_7_V "/>
</bind>
</comp>

<comp id="1316" class="1005" name="acc_7_V_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="14" slack="0"/>
<pin id="1318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_7_V_3 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="icmp_ln292_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="select_ln307_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln307 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="icmp_ln296_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln296 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="select_ln302_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="187"><net_src comp="156" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="96" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="96" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="134" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="134" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="136" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="134" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="136" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="138" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="356" pin=8"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="356" pin=9"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="399"><net_src comp="20" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="404"><net_src comp="356" pin="10"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="356" pin="10"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="356" pin="10"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="356" pin="10"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="24" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="356" pin="10"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="356" pin="10"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="356" pin="10"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="356" pin="10"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="36" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="356" pin="10"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="20" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="409" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="405" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="28" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="401" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="529"><net_src comp="515" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="40" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="84" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="549"><net_src comp="535" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="86" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="495" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="505" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="525" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="226" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="250" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="585"><net_src comp="82" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="238" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="98" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="100" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="250" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="250" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="234" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="605" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="104" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="605" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="106" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="605" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="108" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="605" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="110" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="605" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="112" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="605" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="114" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="605" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="116" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="605" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="118" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="391" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="617" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="663" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="657" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="651" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="386" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="381" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="651" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="645" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="639" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="613" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="376" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="639" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="633" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="627" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="371" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="609" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="677" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="669" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="683" pin="3"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="677" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="691" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="705" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="697" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="711" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="746"><net_src comp="727" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="719" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="733" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="216" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="759"><net_src comp="120" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="216" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="122" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="124" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="769"><net_src comp="120" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="216" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="126" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="128" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="779"><net_src comp="120" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="216" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="130" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="132" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="788"><net_src comp="56" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="793" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="396" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="813"><net_src comp="803" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="832"><net_src comp="146" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="148" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="834"><net_src comp="150" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="272" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="261" pin="4"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="826" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="835" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="842" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="272" pin="4"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="261" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="842" pin="2"/><net_sink comp="855" pin=2"/></net>

<net id="868"><net_src comp="146" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="148" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="150" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="876"><net_src comp="294" pin="4"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="283" pin="4"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="862" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="871" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="294" pin="4"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="283" pin="4"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="878" pin="2"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="146" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="148" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="906"><net_src comp="150" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="912"><net_src comp="316" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="913"><net_src comp="305" pin="4"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="898" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="907" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="926"><net_src comp="316" pin="4"/><net_sink comp="920" pin=2"/></net>

<net id="932"><net_src comp="305" pin="4"/><net_sink comp="927" pin=1"/></net>

<net id="933"><net_src comp="914" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="940"><net_src comp="146" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="148" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="150" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="948"><net_src comp="338" pin="4"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="327" pin="4"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="934" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="943" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="962"><net_src comp="338" pin="4"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="327" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="950" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="128" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="975" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="40" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="82" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="60" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="56" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="40" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="56" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="42" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="158" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="82" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="44" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="82" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="60" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1037"><net_src comp="1026" pin="2"/><net_sink comp="1031" pin=2"/></net>

<net id="1042"><net_src comp="56" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="44" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="42" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1053"><net_src comp="349" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="46" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="222" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="160" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="814" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="810" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="817" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="810" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="820" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="810" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="823" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="810" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="162" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1093"><net_src comp="491" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1098"><net_src comp="495" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1103"><net_src comp="501" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1108"><net_src comp="505" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1113"><net_src comp="511" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1119"><net_src comp="531" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1125"><net_src comp="563" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="569" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1134"><net_src comp="196" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1139"><net_src comp="209" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1144"><net_src comp="581" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="1149"><net_src comp="587" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1154"><net_src comp="593" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1159"><net_src comp="599" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="203" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1168"><net_src comp="1160" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1169"><net_src comp="1160" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1170"><net_src comp="1160" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1171"><net_src comp="1160" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1172"><net_src comp="1160" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1173"><net_src comp="1160" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1174"><net_src comp="1160" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1175"><net_src comp="1160" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1179"><net_src comp="621" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1184"><net_src comp="627" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1189"><net_src comp="705" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1194"><net_src comp="727" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1199"><net_src comp="741" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1204"><net_src comp="749" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1209"><net_src comp="753" pin="4"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1214"><net_src comp="763" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1219"><net_src comp="773" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1224"><net_src comp="783" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1229"><net_src comp="810" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1237"><net_src comp="814" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1242"><net_src comp="817" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1247"><net_src comp="820" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1252"><net_src comp="823" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1257"><net_src comp="1061" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1262"><net_src comp="1067" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1267"><net_src comp="1073" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1272"><net_src comp="1079" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1277"><net_src comp="848" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="168" pin=10"/></net>

<net id="1283"><net_src comp="855" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="168" pin=9"/></net>

<net id="1289"><net_src comp="884" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="168" pin=12"/></net>

<net id="1295"><net_src comp="891" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="1301"><net_src comp="920" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="168" pin=14"/></net>

<net id="1307"><net_src comp="927" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="168" pin=13"/></net>

<net id="1313"><net_src comp="956" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="168" pin=16"/></net>

<net id="1319"><net_src comp="963" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="168" pin=15"/></net>

<net id="1325"><net_src comp="970" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="991" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1334"><net_src comp="1010" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="1031" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="349" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {10 }
	Port: res_V_data_1_V | {10 }
	Port: res_V_data_2_V | {10 }
	Port: res_V_data_3_V | {10 }
	Port: res_V_data_4_V | {10 }
	Port: res_V_data_5_V | {10 }
	Port: res_V_data_6_V | {10 }
	Port: res_V_data_7_V | {10 }
	Port: outidx9 | {}
	Port: kernel_data_V_1_8 | {3 }
	Port: kernel_data_V_1_0 | {3 }
	Port: kernel_data_V_1_1 | {3 }
	Port: kernel_data_V_1_2 | {3 }
	Port: kernel_data_V_1_3 | {3 }
	Port: kernel_data_V_1_4 | {3 }
	Port: kernel_data_V_1_5 | {3 }
	Port: kernel_data_V_1_6 | {3 }
	Port: kernel_data_V_1_7 | {3 }
	Port: w2_V | {}
	Port: pX_5 | {10 }
	Port: sX_5 | {10 11 }
	Port: pY_5 | {10 }
	Port: sY_5 | {11 }
	Port: line_buffer_Array_V_1_0_0 | {}
	Port: line_buffer_Array_V_1_1_0 | {}
 - Input state : 
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : data_V_data_V | {2 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : outidx9 | {4 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_8 | {3 6 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_0 | {5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_1 | {3 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_2 | {3 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_3 | {5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_4 | {3 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_5 | {3 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_6 | {5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : kernel_data_V_1_7 | {3 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : w2_V | {4 5 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : pX_5 | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : sX_5 | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : pY_5 | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : sY_5 | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : line_buffer_Array_V_1_0_0 | {}
	Port: conv_2d_cl<array,array<ap_fixed,8u>,config2> : line_buffer_Array_V_1_1_0 | {}
  - Chain level:
	State 1
	State 2
	State 3
		call_ret : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln268 : 3
		kernel_data_V_1_2_ret : 2
		store_ln268 : 3
		kernel_data_V_1_4_ret : 2
		store_ln268 : 3
		kernel_data_V_1_5_ret : 2
		store_ln268 : 3
		kernel_data_V_1_7_ret : 2
		store_ln268 : 3
		kernel_data_V_1_8_ret : 2
		store_ln268 : 3
		store_ln268 : 3
		store_ln268 : 3
		store_ln268 : 3
		icmp_ln271 : 1
		icmp_ln271_1 : 1
		tmp : 1
		icmp_ln271_2 : 2
		tmp_249 : 1
		icmp_ln271_3 : 2
		and_ln271 : 2
		and_ln271_1 : 3
		and_ln271_2 : 3
		add_ln78 : 1
		br_ln271 : 3
	State 4
		zext_ln155 : 1
		outidx9_addr : 2
		out_index : 3
		w2_V_addr : 2
		w2_V_load : 3
		in_index : 1
		icmp_ln168 : 2
		w_index : 1
		icmp_ln151 : 1
		br_ln151 : 2
	State 5
		icmp_ln19 : 1
		icmp_ln19_1 : 1
		icmp_ln19_2 : 1
		icmp_ln19_3 : 1
		icmp_ln19_4 : 1
		icmp_ln19_5 : 1
		icmp_ln19_6 : 1
		icmp_ln19_7 : 1
		select_ln19 : 2
		or_ln19 : 2
		select_ln19_1 : 2
		or_ln19_1 : 2
		select_ln19_2 : 2
		or_ln19_2 : 2
		select_ln19_3 : 2
		select_ln19_4 : 2
		or_ln19_4 : 2
		select_ln19_5 : 2
		select_ln19_6 : 2
		trunc_ln160_2 : 1
		tmp_119 : 1
		tmp_120 : 1
		tmp_121 : 1
	State 6
		sext_ln1116 : 1
		mul_ln1118 : 2
		mul_ln1118_146 : 2
		mul_ln1118_147 : 2
		mul_ln1118_148 : 2
	State 7
	State 8
	State 9
		select_ln1265 : 1
		acc_0_V : 2
		acc_1_V : 3
		acc_1_V_3 : 3
		select_ln1265_1 : 1
		acc_2_V : 2
		acc_3_V : 3
		acc_3_V_3 : 3
		select_ln1265_2 : 1
		acc_4_V : 2
		acc_5_V : 3
		acc_5_V_3 : 3
		select_ln1265_3 : 1
		acc_6_V : 2
		acc_7_V : 3
		acc_7_V_3 : 3
		empty : 1
	State 10
		br_ln292 : 1
		store_ln305 : 1
		select_ln307 : 1
		br_ln296 : 1
		store_ln300 : 1
		select_ln302 : 1
	State 11
		storemerge_i_i : 1
		store_ln298 : 2
		br_ln78 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       select_ln19_fu_669                      |    0    |    0    |    16   |
|          |                      select_ln19_1_fu_683                     |    0    |    0    |    16   |
|          |                      select_ln19_2_fu_697                     |    0    |    0    |    16   |
|          |                      select_ln19_3_fu_711                     |    0    |    0    |    16   |
|          |                      select_ln19_4_fu_719                     |    0    |    0    |    16   |
|          |                      select_ln19_5_fu_733                     |    0    |    0    |    16   |
|          |                      select_ln19_6_fu_741                     |    0    |    0    |    16   |
|          |                      select_ln168_fu_783                      |    0    |    0    |    32   |
|          |                      select_ln19_7_fu_803                     |    0    |    0    |    16   |
|          |                      select_ln1265_fu_835                     |    0    |    0    |    14   |
|          |                         acc_1_V_fu_848                        |    0    |    0    |    14   |
|  select  |                        acc_1_V_3_fu_855                       |    0    |    0    |    14   |
|          |                     select_ln1265_1_fu_871                    |    0    |    0    |    14   |
|          |                         acc_3_V_fu_884                        |    0    |    0    |    14   |
|          |                        acc_3_V_3_fu_891                       |    0    |    0    |    14   |
|          |                     select_ln1265_2_fu_907                    |    0    |    0    |    14   |
|          |                         acc_5_V_fu_920                        |    0    |    0    |    14   |
|          |                        acc_5_V_3_fu_927                       |    0    |    0    |    14   |
|          |                     select_ln1265_3_fu_943                    |    0    |    0    |    14   |
|          |                         acc_7_V_fu_956                        |    0    |    0    |    14   |
|          |                        acc_7_V_3_fu_963                       |    0    |    0    |    14   |
|          |                      select_ln307_fu_991                      |    0    |    0    |    32   |
|          |                      select_ln302_fu_1031                     |    0    |    0    |    32   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln78_fu_569                        |    0    |    0    |    19   |
|          |                        in_index_fu_581                        |    0    |    0    |    39   |
|          |                         w_index_fu_593                        |    0    |    0    |    15   |
|          |                         acc_0_V_fu_842                        |    0    |    0    |    19   |
|          |                         acc_2_V_fu_878                        |    0    |    0    |    19   |
|    add   |                         acc_4_V_fu_914                        |    0    |    0    |    19   |
|          |                         acc_6_V_fu_950                        |    0    |    0    |    19   |
|          |                        add_ln305_fu_975                       |    0    |    0    |    39   |
|          |                        add_ln307_fu_986                       |    0    |    0    |    39   |
|          |                       add_ln300_fu_1015                       |    0    |    0    |    39   |
|          |                       add_ln302_fu_1026                       |    0    |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln271_fu_495                       |    0    |    0    |    18   |
|          |                      icmp_ln271_1_fu_505                      |    0    |    0    |    18   |
|          |                      icmp_ln271_2_fu_525                      |    0    |    0    |    18   |
|          |                      icmp_ln271_3_fu_545                      |    0    |    0    |    18   |
|          |                       icmp_ln168_fu_587                       |    0    |    0    |    18   |
|          |                       icmp_ln151_fu_599                       |    0    |    0    |    11   |
|          |                        icmp_ln19_fu_621                       |    0    |    0    |    9    |
|          |                       icmp_ln19_1_fu_627                      |    0    |    0    |    9    |
|   icmp   |                       icmp_ln19_2_fu_633                      |    0    |    0    |    9    |
|          |                       icmp_ln19_3_fu_639                      |    0    |    0    |    9    |
|          |                       icmp_ln19_4_fu_645                      |    0    |    0    |    9    |
|          |                       icmp_ln19_5_fu_651                      |    0    |    0    |    9    |
|          |                       icmp_ln19_6_fu_657                      |    0    |    0    |    9    |
|          |                       icmp_ln19_7_fu_663                      |    0    |    0    |    9    |
|          |                       icmp_ln292_fu_970                       |    0    |    0    |    18   |
|          |                       icmp_ln296_fu_1010                      |    0    |    0    |    18   |
|          |                       icmp_ln78_fu_1055                       |    0    |    0    |    13   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                         or_ln19_fu_677                        |    0    |    0    |    2    |
|          |                        or_ln19_1_fu_691                       |    0    |    0    |    2    |
|          |                        or_ln19_2_fu_705                       |    0    |    0    |    2    |
|    or    |                        or_ln19_4_fu_727                       |    0    |    0    |    2    |
|          |                        or_ln19_3_fu_789                       |    0    |    0    |    2    |
|          |                        or_ln19_5_fu_793                       |    0    |    0    |    2    |
|          |                        or_ln19_6_fu_798                       |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        and_ln271_fu_551                       |    0    |    0    |    2    |
|    and   |                       and_ln271_1_fu_557                      |    0    |    0    |    2    |
|          |                       and_ln271_2_fu_563                      |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                          grp_fu_1061                          |    1    |    0    |    0    |
|    mul   |                          grp_fu_1067                          |    1    |    0    |    0    |
|          |                          grp_fu_1073                          |    1    |    0    |    0    |
|          |                          grp_fu_1079                          |    1    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   read   |                    tmp_data_0_V_read_fu_162                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln288_write_fu_168                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                  kernel_data_V_1_6_ret_fu_401                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_3_ret_fu_405                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_0_ret_fu_409                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_1_ret_fu_413                 |    0    |    0    |    0    |
|extractvalue|                  kernel_data_V_1_2_ret_fu_423                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_4_ret_fu_433                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_5_ret_fu_443                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_7_ret_fu_453                 |    0    |    0    |    0    |
|          |                  kernel_data_V_1_8_ret_fu_463                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                           tmp_fu_515                          |    0    |    0    |    0    |
|          |                         tmp_249_fu_535                        |    0    |    0    |    0    |
|          |                         tmp_119_fu_753                        |    0    |    0    |    0    |
|          |                         tmp_120_fu_763                        |    0    |    0    |    0    |
|partselect|                         tmp_121_fu_773                        |    0    |    0    |    0    |
|          |                        trunc_ln_fu_826                        |    0    |    0    |    0    |
|          |                      trunc_ln708_s_fu_862                     |    0    |    0    |    0    |
|          |                     trunc_ln708_181_fu_898                    |    0    |    0    |    0    |
|          |                     trunc_ln708_182_fu_934                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   zext   |                       zext_ln155_fu_575                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                       trunc_ln160_fu_605                      |    0    |    0    |    0    |
|          |                      trunc_ln160_2_fu_749                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       sext_ln1116_fu_810                      |    0    |    0    |    0    |
|          |                       sext_ln1118_fu_814                      |    0    |    0    |    0    |
|   sext   |                      sext_ln1118_1_fu_817                     |    0    |    0    |    0    |
|          |                      sext_ln1118_2_fu_820                     |    0    |    0    |    0    |
|          |                      sext_ln1118_3_fu_823                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |    4    |    0    |   939   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     acc_1_V_3_reg_1280     |   14   |
|      acc_1_V_reg_1274      |   14   |
|     acc_3_V_3_reg_1292     |   14   |
|      acc_3_V_reg_1286      |   14   |
|     acc_5_V_3_reg_1304     |   14   |
|      acc_5_V_reg_1298      |   14   |
|     acc_7_V_3_reg_1316     |   14   |
|      acc_7_V_reg_1310      |   14   |
|      add_ln78_reg_1126     |   14   |
|    and_ln271_2_reg_1122    |    1   |
|     icmp_ln151_reg_1156    |    1   |
|     icmp_ln168_reg_1146    |    1   |
|    icmp_ln19_1_reg_1181    |    1   |
|     icmp_ln19_reg_1176     |    1   |
|    icmp_ln271_1_reg_1105   |    1   |
|     icmp_ln271_reg_1095    |    1   |
|     icmp_ln292_reg_1322    |    1   |
|     icmp_ln296_reg_1331    |    1   |
|in_index_0_i_i_i_i35_reg_234|   32   |
|      in_index_reg_1141     |   32   |
|  indvar_flatten36_reg_222  |   14   |
|   mul_ln1118_146_reg_1259  |   22   |
|   mul_ln1118_147_reg_1264  |   22   |
|   mul_ln1118_148_reg_1269  |   22   |
|     mul_ln1118_reg_1254    |   22   |
|     or_ln19_2_reg_1186     |    1   |
|     or_ln19_4_reg_1191     |    1   |
|     out_index_reg_1160     |    1   |
|    outidx9_addr_reg_1131   |    5   |
|     pX_5_load_reg_1116     |   32   |
|     pY_5_load_reg_1110     |   32   |
|     sX_5_load_reg_1090     |   32   |
|     sY_5_load_reg_1100     |   32   |
|    select_ln168_reg_1221   |   32   |
|   select_ln19_6_reg_1196   |   16   |
|    select_ln302_reg_1335   |   32   |
|    select_ln307_reg_1326   |   32   |
|    sext_ln1116_reg_1226    |   22   |
|   sext_ln1118_1_reg_1239   |   22   |
|   sext_ln1118_2_reg_1244   |   22   |
|   sext_ln1118_3_reg_1249   |   22   |
|    sext_ln1118_reg_1234    |   22   |
|   storemerge_i_i_reg_345   |   32   |
|      tmp_119_reg_1206      |    6   |
|      tmp_120_reg_1211      |    6   |
|      tmp_121_reg_1216      |    6   |
|  tmp_data_0_V_3933_reg_257 |   14   |
|    tmp_data_0_V_reg_1085   |   16   |
|  tmp_data_1_V_3231_reg_268 |   14   |
|  tmp_data_2_V_3229_reg_279 |   14   |
|  tmp_data_3_V_2927_reg_290 |   14   |
|  tmp_data_4_V_2925_reg_301 |   14   |
|  tmp_data_5_V_2623_reg_312 |   14   |
|  tmp_data_6_V_2621_reg_323 |   14   |
|  tmp_data_7_V_2619_reg_334 |   14   |
|   trunc_ln160_2_reg_1201   |    6   |
|     w2_V_addr_reg_1136     |    5   |
|      w_index34_reg_246     |    5   |
|      w_index_reg_1151      |    5   |
+----------------------------+--------+
|            Total           |   858  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_203      |  p0  |   2  |   5  |   10   ||    9    |
|       grp_access_fu_216      |  p0  |   2  |   5  |   10   ||    9    |
|   indvar_flatten36_reg_222   |  p0  |   2  |  14  |   28   ||    9    |
| in_index_0_i_i_i_i35_reg_234 |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_1061         |  p0  |   2  |   6  |   12   ||    9    |
|          grp_fu_1061         |  p1  |   2  |  16  |   32   ||    9    |
|          grp_fu_1067         |  p0  |   2  |   6  |   12   ||    9    |
|          grp_fu_1067         |  p1  |   2  |  16  |   32   ||    9    |
|          grp_fu_1073         |  p0  |   2  |   6  |   12   ||    9    |
|          grp_fu_1073         |  p1  |   2  |  16  |   32   ||    9    |
|          grp_fu_1079         |  p0  |   2  |   6  |   12   ||    9    |
|          grp_fu_1079         |  p1  |   2  |  16  |   32   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   288  ||  21.228 ||   108   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   939  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |   858  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   21   |   858  |  1047  |
+-----------+--------+--------+--------+--------+
