URL: http://www.cs.clemson.edu/~malloy/papers/scheduling/dags94.ps
Refering-URL: http://www.cs.clemson.edu/~malloy/scheduling_papers.html
Root-URL: http://www.cs.clemson.edu
Email: malloy@cs.clemson.edu elloyd@dewey.udel.edu soffa@cs.pitt.edu  
Phone: (803) 656-0808 (302) 451-1958 (412) 624-8425  
Title: Scheduling Dags for Asynchronous Multiprocessor Execution  
Author: Brian A. Malloy Errol L. Lloyd Mary Lou Soffa 
Keyword: concurrency, parallelism, multiprocessor, fine grained parallelism, schedule, asynchronous.  
Address: Pittsburgh Clemson, SC 29634 Newark, DE 19716 Pittsburgh, PA 15260  
Affiliation: Clemson University University of Delaware University of  
Abstract: Anew approach is given for scheduling a sequential instruction stream for execution "in parallel" on asynchronous multiprocessors. The key idea in our approach is to exploit the fine grained parallelism present in the instruction stream. In this context, schedules are constructed by a careful balancing of execution and communication costs at the level of individual instructions, and their data dependencies. Three methods are used to evaluate our approach. First, several existing methods are extended to the fine grained situation considered here. Our approach is then compared to these methods using both static schedule length analyses, and simulated executions of the scheduled code. In each instance, our method is found to provide significantly shorter schedules. Second, by varying parameters such as the speed of the instruction set, and the speed/parallelism in the interconnection structure, simulation techniques are used to examine the effects of various architectural considerations on the executions of the schedules. These results show that our approach provides significant speedups in a wide-range of situations. Third, schedules produced by our approach are executed on a two-processor Data General shared memory multiprocessor system. 2 These experiments show that there is a strong correlation between our simulation results (those parameterized to "model" the Data General system), and these actual executions, and thereby serve to validate the simulation studies. Together, our results establish that fine grained parallelism can be exploited in a substantial manner when scheduling a sequential instruction stream for execution "in parallel" on asynchronous multiprocessors. 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> ``Parallel MIMD Computation: </author> <title> HEP Supercomputer & Its Applications,'' Scientific Computation Series, </title> <publisher> MIT Press, </publisher> <year> 1985. </year>
Reference: 2. <institution> Installing and Managing the DG/UX System, Data General Corporation, </institution> <year> 1990. </year>
Reference: 3. <author> Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman, </author> <booktitle> Compilers Principles, Techniques and Tools, </booktitle> <publisher> Addison-Wesley, </publisher> <year> 1986. </year>
Reference: 4. <author> Maurice J. Bach, </author> <title> The Design of the Unix Operating System, </title> <year> 1986. </year>
Reference: 5. <author> Zarka Cvetanovic, </author> <title> ``The effects of Problem Partitioning, Allocation, and Granularity on the Performance of Multiple-Processor Systems.,'' </title> <journal> IEEE Transactions on Computers, </journal> <volume> Vol C-36, No. 4, </volume> <month> April </month> <year> 1987. </year>
Reference: 6. <author> Anne Dinning, </author> <title> ``A Survey of Synchronization Methods for Parallel Computers,'' </title> <booktitle> Computer, </booktitle> <pages> pp. 66-76, </pages> <month> July, </month> <year> 1989. </year>
Reference: 7. <author> J. J. Dongarra and A. R. Jinds, </author> <title> ``Unrolling Loops in Fortran,'' </title> <journal> Software Practice and Experience, </journal> <pages> pp. 219-226, </pages> <month> March, </month> <year> 1979. </year>
Reference: 8. <author> John R. Ellis, ``Bulldog: </author> <title> A Compiler for VLIW Architectures,'' </title> <publisher> MIT Press, </publisher> <year> 1986. </year>
Reference: 9. <author> J. Fisher, </author> <title> ``Trace Scheduling: A Technique for Global Microcode Compaction,'' </title> <journal> IEEE Transactions on Computers, </journal> <volume> vol. C-30, NO. 7, </volume> <month> July </month> <year> 1981. </year>
Reference: 10. <author> Michael R. Garey and David S. Johnson, </author> <title> Computers and Intractability, A guide to the Theory of NP-Completeness, </title> <editor> W. H. F reeman, </editor> <year> 1979. </year>
Reference: 11. <author> Rajiv Gupta, </author> <title> ``Employing Register Channels for the Exploitation of Instruction level Parallelism,'' </title> <booktitle> Second ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, </booktitle> <address> Seattle Washington, </address> <month> March, </month> <year> 1990. </year>
Reference: 12. <author> Wei-Chung Hsu, Charles N. Fischer, and James R. Goodman, </author> <title> ``On the Minimization of Loads/Stores in Local Register Allocation,'' </title> <journal> IEEE Transactions on Software Engineering, </journal> <pages> pp. 1252-1260, </pages> <month> October, </month> <year> 1989. </year>
Reference: 13. <author> H. Kasahara and S. Narita, </author> <title> ``Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing.,'' </title> <journal> IEEE Transactions on Computers, </journal> <volume> vol. C-33(11), </volume> <pages> pp. 1023-1029, </pages> <month> November, </month> <year> 1984. </year>
Reference: 14. <author> Tomas Lang, </author> <title> ``Interconnections Between Processors and Memory Modules Using the Shufe-Exchange Network,'' </title> <journal> IEEE Transactions on Computers, </journal> <volume> vol. C-25, No 5, </volume> <month> May </month> <year> 1976. </year>
Reference: 15. <author> M. D. MacLaren, </author> <title> ``Inline Routines in VAXELN Pascal,'' </title> <booktitle> Proc. ACM SIGPLAN Symp Compiler Construction, </booktitle> <volume> vol. 19, no 6, </volume> <month> June, </month> <year> 1984. </year>
Reference: 16. <author> Brian Malloy, Errol L. Lloyd, and Mary Lou Soffa, </author> <title> ``Fine Grained Scheduling of Asynchronous Multiprocessors is NP-Complete,'' </title> <type> Technical Report #89-23, </type> <month> Dec, </month> <year> 1989. </year>
Reference: 17. <author> Brian Malloy and Mary Lou Soffa, </author> <title> ``Conversion of Simulation Processes to Pascal Constructs,'' </title> <journal> Software - Practice and Experience, </journal> <volume> vol. 20(2), </volume> <pages> pp. 191-207, </pages> <month> February, </month> <year> 1990. </year>
Reference: 18. <author> F. H. McMahon, </author> <title> ``FORTRAN CPU Performance Analysis,'' </title> <institution> Lawrence Livermore Laboratories, </institution> <year> 1972. </year>
Reference: 19. <author> Christos H. Papadimitriou and Jeffrey D. Ullman, </author> <title> ``A Communication-Time Tradeoff,'' </title> <journal> Siam J. Computing, </journal> <volume> vol. 16, No. 4, </volume> <month> August </month> <year> 1987. </year>
Reference: 20. <author> Thomas L. Rodeheffer, </author> <title> ``Compiling Ordinary Programs for Execution on an Asynchronous Multiprocessor,'' </title> <type> Technical Report NO. </type> <institution> CMU-CS-85-155, Carnegie Mellon University, </institution> <year> 1985. </year>
Reference: 21. <author> Vivek Sarkar and John Hennessy, </author> <title> ``Compile Time Partitioning and Scheduling of Parallel Programs,'' </title> <booktitle> Sigplan Symp. on Compiler Construction, </booktitle> <pages> pp. 17-26, </pages> <year> 1986. </year>
Reference: 22. <author> Vivek Sarkar, </author> <title> ``Partitioning and Scheduling Parallel Programs for Execution on Multiprocessors,'' </title> <type> Technical Report No. </type> <institution> CSL-TR-87-328, Stanford University, </institution> <month> April </month> <year> 1987. </year>
Reference: 23. <author> Vivek Sarkar, </author> <title> Private Communication, </title> <journal> Dec. </journal> <volume> 8, </volume> <year> 1989. </year>
Reference: 24. <author> G. S. Tjaden and M. J. Flynn, </author> <title> ``Detection and Parallel Execution of Independent Instructions,'' </title> <journal> IEEE Transactions on Computers, </journal> <volume> vol. </volume> <month> 19(10), </month> <pages> pp. 889-895, </pages> <month> October </month> <year> 1970. </year> <month> - 19 </month> - 
Reference: 25. <author> Dalibor Vrsalovic, Daniel Siewiorek, Zary Segall, and Edward Gehringer, </author> <title> ``Performance Prediction and Calibration for a Class of Multiprocessors,'' </title> <journal> IEEE Transactions of Computers, </journal> <volume> vol. 37, No. 11, </volume> <month> Nov </month> <year> 1988. </year>
Reference: 26. <author> S. Weiss and J. E. Smith, </author> <title> ``A Study of Scalar Compilation Techniques for Pipelined Supercomputers,'' </title> <booktitle> Second Int. Conf Architectural Support for Programming Languages and Operating Systems, </booktitle> <month> Oct., </month> <year> 1987. </year>
Reference: 27. <author> Andrew Wolfe and John Shen, </author> <title> ``A Variable Instruction Stream Extension to the VLIW Architecture,'' </title> <booktitle> Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pp. 2-14, </pages> <month> April, </month> <year> 1991. </year>
References-found: 27

