;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @42, 210
	JMN @42, 210
	ADD 270, 40
	SPL -1, @20
	SUB 300, 90
	SUB #12, @203
	SUB -1, <-20
	JMZ 0, -240
	JMN @42, 210
	SUB #2, @10
	SUB #2, @10
	SUB #2, @10
	SLT 210, 20
	DAT #0, <2
	SUB 0, @2
	SUB @127, 106
	SUB #72, @288
	MOV -1, <-20
	SUB 803, 320
	MOV -401, -21
	SUB @161, 107
	CMP @121, 106
	ADD 210, 71
	MOV -1, <-20
	SUB @0, @2
	SPL -1, @-20
	ADD 718, 30
	DJN -1, @-20
	SUB -1, <-20
	JMN <121, 106
	SLT 210, 20
	JMP @12, #203
	CMP 210, 20
	JMN <0, #2
	CMP @-3, 0
	JMN 0, 0
	JMN <121, 106
	JMN <121, 106
	JMN <121, 106
	SPL 0, <402
	SUB -2, <-20
	JMP @270, @1
	DJN <171, 103
	JMP @270, @1
	CMP -207, <-128
	DJN <171, 103
	JMN @42, 210
	JMP @270, @1
