Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Yi Xian\Desktop\50.002 Computational Structures\1D\24 Game\work\project.tcl}
# set projDir "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/vivado"
# set projName "24 Game"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/au_top_0.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/reset_conditioner_1.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/game_beta_2.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/two_seven_seg_3.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/multi_dec_ctr_4.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/four_seven_seg_5.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/button_conditioner_6.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/edge_detector_7.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/seven_seg_8.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/seven_seg_no_zero_9.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/game_regfile_10.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/final_state_machine_11.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/input_integers_12.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/game_alu_13.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/counter_14.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/decoder_15.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/decimal_counter_16.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/counter_17.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/decoder_18.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/pipeline_19.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/pn_gen_20.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/comparator_21.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/sixteen_bit_full_adder_22.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/boolean_23.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/shifter_24.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/multiplier_25.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/full_adder_26.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/shift_left_27.v" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/verilog/shift_right_28.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/work/constraint/custom.xdc" "C:/Users/Yi\ Xian/Desktop/50.002\ Computational\ Structures/1D/24\ Game/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Dec  1 15:54:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Dec  1 15:54:01 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_beta_2' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile_10' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_regfile_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_regfile_10.v:115]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_regfile_10.v:169]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile_10' (2#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_regfile_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'final_state_machine_11' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/final_state_machine_11.v:7]
	Parameter START_state bound to: 9'b000000000 
	Parameter START_TIMER_state bound to: 9'b000000001 
	Parameter RANDSEL_state bound to: 9'b000000010 
	Parameter FIRST_INTEGER_state bound to: 9'b000000011 
	Parameter SECOND_INTEGER_state bound to: 9'b000000100 
	Parameter THIRD_INTEGER_state bound to: 9'b000000101 
	Parameter FOURTH_INTEGER_state bound to: 9'b000000110 
	Parameter RESET_POINTS_state bound to: 9'b000000111 
	Parameter RESET_FIRST_INPUT_state bound to: 9'b000001000 
	Parameter RESET_SECOND_INPUT_state bound to: 9'b000001001 
	Parameter RESET_THIRD_INPUT_state bound to: 9'b000001010 
	Parameter RESET_FOURTH_INPUT_state bound to: 9'b000001011 
	Parameter RESET_FIRST_OP_state bound to: 9'b000001100 
	Parameter RESET_SECOND_OP_state bound to: 9'b000001101 
	Parameter RESET_THIRD_OP_state bound to: 9'b000001110 
	Parameter IDLE_state bound to: 9'b000001111 
	Parameter DECREASE_TIMER_state bound to: 9'b000010000 
	Parameter CHECK_TIMER_state bound to: 9'b000010001 
	Parameter BRANCH_TIMER_state bound to: 9'b000010010 
	Parameter CHECK_RESULT_TIMER_state bound to: 9'b000010011 
	Parameter BRANCH_RESULT_TIMER_state bound to: 9'b000010100 
	Parameter DECREASE_RESULT_TIMER_state bound to: 9'b000010101 
	Parameter RESET_RESULT_REG_state bound to: 9'b000010110 
	Parameter GAMEOVER_state bound to: 9'b000010111 
	Parameter INP1A_state bound to: 9'b000011000 
	Parameter BRANCHINP1A_state bound to: 9'b000011001 
	Parameter INP2A_state bound to: 9'b000011010 
	Parameter BRANCHINP2A_state bound to: 9'b000011011 
	Parameter INP3A_state bound to: 9'b000011100 
	Parameter BRANCHINP3A_state bound to: 9'b000011101 
	Parameter INP4A_state bound to: 9'b000011110 
	Parameter BRANCHINP4A_state bound to: 9'b000011111 
	Parameter DECREASE_TIMER1A_state bound to: 9'b000100000 
	Parameter CHECK_TIMER1A_state bound to: 9'b000100001 
	Parameter BRANCH_TIMER1A_state bound to: 9'b000100010 
	Parameter CHECK_RESULT_TIMER1A_state bound to: 9'b000100011 
	Parameter BRANCH_RESULT_TIMER1A_state bound to: 9'b000100100 
	Parameter DECREASE_RESULT_TIMER1A_state bound to: 9'b000100101 
	Parameter RESET_RESULT_REG1A_state bound to: 9'b000100110 
	Parameter DECREASE_TIMER2A_state bound to: 9'b000100111 
	Parameter CHECK_TIMER2A_state bound to: 9'b000101000 
	Parameter BRANCH_TIMER2A_state bound to: 9'b000101001 
	Parameter CHECK_RESULT_TIMER2A_state bound to: 9'b000101010 
	Parameter BRANCH_RESULT_TIMER2A_state bound to: 9'b000101011 
	Parameter DECREASE_RESULT_TIMER2A_state bound to: 9'b000101100 
	Parameter RESET_RESULT_REG2A_state bound to: 9'b000101101 
	Parameter DECREASE_TIMER3A_state bound to: 9'b000101110 
	Parameter CHECK_TIMER3A_state bound to: 9'b000101111 
	Parameter BRANCH_TIMER3A_state bound to: 9'b000110000 
	Parameter CHECK_RESULT_TIMER3A_state bound to: 9'b000110001 
	Parameter BRANCH_RESULT_TIMER3A_state bound to: 9'b000110010 
	Parameter DECREASE_RESULT_TIMER3A_state bound to: 9'b000110011 
	Parameter RESET_RESULT_REG3A_state bound to: 9'b000110100 
	Parameter DECREASE_TIMER4A_state bound to: 9'b000110101 
	Parameter CHECK_TIMER4A_state bound to: 9'b000110110 
	Parameter BRANCH_TIMER4A_state bound to: 9'b000110111 
	Parameter CHECK_RESULT_TIMER4A_state bound to: 9'b000111000 
	Parameter BRANCH_RESULT_TIMER4A_state bound to: 9'b000111001 
	Parameter DECREASE_RESULT_TIMER4A_state bound to: 9'b000111010 
	Parameter RESET_RESULT_REG4A_state bound to: 9'b000111011 
	Parameter INP1ADD_state bound to: 9'b000111100 
	Parameter INP1SUB_state bound to: 9'b000111101 
	Parameter INP1MUL_state bound to: 9'b000111110 
	Parameter INP2ADD_state bound to: 9'b000111111 
	Parameter INP2SUB_state bound to: 9'b001000000 
	Parameter INP2MUL_state bound to: 9'b001000001 
	Parameter INP3ADD_state bound to: 9'b001000010 
	Parameter INP3SUB_state bound to: 9'b001000011 
	Parameter INP3MUL_state bound to: 9'b001000100 
	Parameter INP4ADD_state bound to: 9'b001000101 
	Parameter INP4SUB_state bound to: 9'b001000110 
	Parameter INP4MUL_state bound to: 9'b001000111 
	Parameter INP1B_state bound to: 9'b001001000 
	Parameter INP2B_state bound to: 9'b001001001 
	Parameter INP3B_state bound to: 9'b001001010 
	Parameter INP4B_state bound to: 9'b001001011 
	Parameter DECREASE_TIMER1B_state bound to: 9'b001001100 
	Parameter CHECK_TIMER1B_state bound to: 9'b001001101 
	Parameter BRANCH_TIMER1B_state bound to: 9'b001001110 
	Parameter CHECK_RESULT_TIMER1B_state bound to: 9'b001001111 
	Parameter BRANCH_RESULT_TIMER1B_state bound to: 9'b001010000 
	Parameter DECREASE_RESULT_TIMER1B_state bound to: 9'b001010001 
	Parameter RESET_RESULT_REG1B_state bound to: 9'b001010010 
	Parameter DECREASE_TIMER2B_state bound to: 9'b001010011 
	Parameter CHECK_TIMER2B_state bound to: 9'b001010100 
	Parameter BRANCH_TIMER2B_state bound to: 9'b001010101 
	Parameter CHECK_RESULT_TIMER2B_state bound to: 9'b001010110 
	Parameter BRANCH_RESULT_TIMER2B_state bound to: 9'b001010111 
	Parameter DECREASE_RESULT_TIMER2B_state bound to: 9'b001011000 
	Parameter RESET_RESULT_REG2B_state bound to: 9'b001011001 
	Parameter DECREASE_TIMER3B_state bound to: 9'b001011010 
	Parameter CHECK_TIMER3B_state bound to: 9'b001011011 
	Parameter BRANCH_TIMER3B_state bound to: 9'b001011100 
	Parameter CHECK_RESULT_TIMER3B_state bound to: 9'b001011101 
	Parameter BRANCH_RESULT_TIMER3B_state bound to: 9'b001011110 
	Parameter DECREASE_RESULT_TIMER3B_state bound to: 9'b001011111 
	Parameter RESET_RESULT_REG3B_state bound to: 9'b001100000 
	Parameter DECREASE_TIMER4B_state bound to: 9'b001100001 
	Parameter CHECK_TIMER4B_state bound to: 9'b001100010 
	Parameter BRANCH_TIMER4B_state bound to: 9'b001100011 
	Parameter CHECK_RESULT_TIMER4B_state bound to: 9'b001100100 
	Parameter BRANCH_RESULT_TIMER4B_state bound to: 9'b001100101 
	Parameter DECREASE_RESULT_TIMER4B_state bound to: 9'b001100110 
	Parameter RESET_RESULT_REG4B_state bound to: 9'b001100111 
	Parameter INP12A_state bound to: 9'b001101000 
	Parameter INP13A_state bound to: 9'b001101001 
	Parameter INP14A_state bound to: 9'b001101010 
	Parameter INP21A_state bound to: 9'b001101011 
	Parameter INP23A_state bound to: 9'b001101100 
	Parameter INP24A_state bound to: 9'b001101101 
	Parameter INP31A_state bound to: 9'b001101110 
	Parameter INP32A_state bound to: 9'b001101111 
	Parameter INP34A_state bound to: 9'b001110000 
	Parameter INP41A_state bound to: 9'b001110001 
	Parameter INP42A_state bound to: 9'b001110010 
	Parameter INP43A_state bound to: 9'b001110011 
	Parameter BRANCHINP12A_state bound to: 9'b001110100 
	Parameter BRANCHINP13A_state bound to: 9'b001110101 
	Parameter BRANCHINP14A_state bound to: 9'b001110110 
	Parameter BRANCHINP23A_state bound to: 9'b001110111 
	Parameter BRANCHINP24A_state bound to: 9'b001111000 
	Parameter BRANCHINP34A_state bound to: 9'b001111001 
	Parameter DECREASE_TIMER12A_state bound to: 9'b001111010 
	Parameter CHECK_TIMER12A_state bound to: 9'b001111011 
	Parameter BRANCH_TIMER12A_state bound to: 9'b001111100 
	Parameter CHECK_RESULT_TIMER12A_state bound to: 9'b001111101 
	Parameter BRANCH_RESULT_TIMER12A_state bound to: 9'b001111110 
	Parameter DECREASE_RESULT_TIMER12A_state bound to: 9'b001111111 
	Parameter RESET_RESULT_REG12A_state bound to: 9'b010000000 
	Parameter DECREASE_TIMER13A_state bound to: 9'b010000001 
	Parameter CHECK_TIMER13A_state bound to: 9'b010000010 
	Parameter BRANCH_TIMER13A_state bound to: 9'b010000011 
	Parameter CHECK_RESULT_TIMER13A_state bound to: 9'b010000100 
	Parameter BRANCH_RESULT_TIMER13A_state bound to: 9'b010000101 
	Parameter DECREASE_RESULT_TIMER13A_state bound to: 9'b010000110 
	Parameter RESET_RESULT_REG13A_state bound to: 9'b010000111 
	Parameter DECREASE_TIMER14A_state bound to: 9'b010001000 
	Parameter CHECK_TIMER14A_state bound to: 9'b010001001 
	Parameter BRANCH_TIMER14A_state bound to: 9'b010001010 
	Parameter CHECK_RESULT_TIMER14A_state bound to: 9'b010001011 
	Parameter BRANCH_RESULT_TIMER14A_state bound to: 9'b010001100 
	Parameter DECREASE_RESULT_TIMER14A_state bound to: 9'b010001101 
	Parameter RESET_RESULT_REG14A_state bound to: 9'b010001110 
	Parameter DECREASE_TIMER23A_state bound to: 9'b010001111 
	Parameter CHECK_TIMER23A_state bound to: 9'b010010000 
	Parameter BRANCH_TIMER23A_state bound to: 9'b010010001 
	Parameter CHECK_RESULT_TIMER23A_state bound to: 9'b010010010 
	Parameter BRANCH_RESULT_TIMER23A_state bound to: 9'b010010011 
	Parameter DECREASE_RESULT_TIMER23A_state bound to: 9'b010010100 
	Parameter RESET_RESULT_REG23A_state bound to: 9'b010010101 
	Parameter DECREASE_TIMER24A_state bound to: 9'b010010110 
	Parameter CHECK_TIMER24A_state bound to: 9'b010010111 
	Parameter BRANCH_TIMER24A_state bound to: 9'b010011000 
	Parameter CHECK_RESULT_TIMER24A_state bound to: 9'b010011001 
	Parameter BRANCH_RESULT_TIMER24A_state bound to: 9'b010011010 
	Parameter DECREASE_RESULT_TIMER24A_state bound to: 9'b010011011 
	Parameter RESET_RESULT_REG24A_state bound to: 9'b010011100 
	Parameter DECREASE_TIMER34A_state bound to: 9'b010011101 
	Parameter CHECK_TIMER34A_state bound to: 9'b010011110 
	Parameter BRANCH_TIMER34A_state bound to: 9'b010011111 
	Parameter CHECK_RESULT_TIMER34A_state bound to: 9'b010100000 
	Parameter BRANCH_RESULT_TIMER34A_state bound to: 9'b010100001 
	Parameter DECREASE_RESULT_TIMER34A_state bound to: 9'b010100010 
	Parameter RESET_RESULT_REG34A_state bound to: 9'b010100011 
	Parameter INP12ADD_state bound to: 9'b010100100 
	Parameter INP12SUB_state bound to: 9'b010100101 
	Parameter INP12MUL_state bound to: 9'b010100110 
	Parameter INP13ADD_state bound to: 9'b010100111 
	Parameter INP13SUB_state bound to: 9'b010101000 
	Parameter INP13MUL_state bound to: 9'b010101001 
	Parameter INP14ADD_state bound to: 9'b010101010 
	Parameter INP14SUB_state bound to: 9'b010101011 
	Parameter INP14MUL_state bound to: 9'b010101100 
	Parameter INP23ADD_state bound to: 9'b010101101 
	Parameter INP23SUB_state bound to: 9'b010101110 
	Parameter INP23MUL_state bound to: 9'b010101111 
	Parameter INP24ADD_state bound to: 9'b010110000 
	Parameter INP24SUB_state bound to: 9'b010110001 
	Parameter INP24MUL_state bound to: 9'b010110010 
	Parameter INP34ADD_state bound to: 9'b010110011 
	Parameter INP34SUB_state bound to: 9'b010110100 
	Parameter INP34MUL_state bound to: 9'b010110101 
	Parameter INP12B_state bound to: 9'b010110110 
	Parameter INP13B_state bound to: 9'b010110111 
	Parameter INP14B_state bound to: 9'b010111000 
	Parameter INP23B_state bound to: 9'b010111001 
	Parameter INP24B_state bound to: 9'b010111010 
	Parameter INP34B_state bound to: 9'b010111011 
	Parameter DECREASE_TIMER12B_state bound to: 9'b010111100 
	Parameter CHECK_TIMER12B_state bound to: 9'b010111101 
	Parameter BRANCH_TIMER12B_state bound to: 9'b010111110 
	Parameter CHECK_RESULT_TIMER12B_state bound to: 9'b010111111 
	Parameter BRANCH_RESULT_TIMER12B_state bound to: 9'b011000000 
	Parameter DECREASE_RESULT_TIMER12B_state bound to: 9'b011000001 
	Parameter RESET_RESULT_REG12B_state bound to: 9'b011000010 
	Parameter DECREASE_TIMER13B_state bound to: 9'b011000011 
	Parameter CHECK_TIMER13B_state bound to: 9'b011000100 
	Parameter BRANCH_TIMER13B_state bound to: 9'b011000101 
	Parameter CHECK_RESULT_TIMER13B_state bound to: 9'b011000110 
	Parameter BRANCH_RESULT_TIMER13B_state bound to: 9'b011000111 
	Parameter DECREASE_RESULT_TIMER13B_state bound to: 9'b011001000 
	Parameter RESET_RESULT_REG13B_state bound to: 9'b011001001 
	Parameter DECREASE_TIMER14B_state bound to: 9'b011001010 
	Parameter CHECK_TIMER14B_state bound to: 9'b011001011 
	Parameter BRANCH_TIMER14B_state bound to: 9'b011001100 
	Parameter CHECK_RESULT_TIMER14B_state bound to: 9'b011001101 
	Parameter BRANCH_RESULT_TIMER14B_state bound to: 9'b011001110 
	Parameter DECREASE_RESULT_TIMER14B_state bound to: 9'b011001111 
	Parameter RESET_RESULT_REG14B_state bound to: 9'b011010000 
	Parameter DECREASE_TIMER23B_state bound to: 9'b011010001 
	Parameter CHECK_TIMER23B_state bound to: 9'b011010010 
	Parameter BRANCH_TIMER23B_state bound to: 9'b011010011 
	Parameter CHECK_RESULT_TIMER23B_state bound to: 9'b011010100 
	Parameter BRANCH_RESULT_TIMER23B_state bound to: 9'b011010101 
	Parameter DECREASE_RESULT_TIMER23B_state bound to: 9'b011010110 
	Parameter RESET_RESULT_REG23B_state bound to: 9'b011010111 
	Parameter DECREASE_TIMER24B_state bound to: 9'b011011000 
	Parameter CHECK_TIMER24B_state bound to: 9'b011011001 
	Parameter BRANCH_TIMER24B_state bound to: 9'b011011010 
	Parameter CHECK_RESULT_TIMER24B_state bound to: 9'b011011011 
	Parameter BRANCH_RESULT_TIMER24B_state bound to: 9'b011011100 
	Parameter DECREASE_RESULT_TIMER24B_state bound to: 9'b011011101 
	Parameter RESET_RESULT_REG24B_state bound to: 9'b011011110 
	Parameter DECREASE_TIMER34B_state bound to: 9'b011011111 
	Parameter CHECK_TIMER34B_state bound to: 9'b011100000 
	Parameter BRANCH_TIMER34B_state bound to: 9'b011100001 
	Parameter CHECK_RESULT_TIMER34B_state bound to: 9'b011100010 
	Parameter BRANCH_RESULT_TIMER34B_state bound to: 9'b011100011 
	Parameter DECREASE_RESULT_TIMER34B_state bound to: 9'b011100100 
	Parameter RESET_RESULT_REG34B_state bound to: 9'b011100101 
	Parameter INP123A_state bound to: 9'b011100110 
	Parameter INP124A_state bound to: 9'b011100111 
	Parameter INP132A_state bound to: 9'b011101000 
	Parameter INP134A_state bound to: 9'b011101001 
	Parameter INP142A_state bound to: 9'b011101010 
	Parameter INP143A_state bound to: 9'b011101011 
	Parameter INP231A_state bound to: 9'b011101100 
	Parameter INP234A_state bound to: 9'b011101101 
	Parameter INP241A_state bound to: 9'b011101110 
	Parameter INP243A_state bound to: 9'b011101111 
	Parameter INP341A_state bound to: 9'b011110000 
	Parameter INP342A_state bound to: 9'b011110001 
	Parameter BRANCHINP123A_state bound to: 9'b011110010 
	Parameter BRANCHINP124A_state bound to: 9'b011110011 
	Parameter BRANCHINP134A_state bound to: 9'b011110100 
	Parameter BRANCHINP234A_state bound to: 9'b011110101 
	Parameter DECREASE_TIMER123A_state bound to: 9'b011110110 
	Parameter CHECK_TIMER123A_state bound to: 9'b011110111 
	Parameter BRANCH_TIMER123A_state bound to: 9'b011111000 
	Parameter CHECK_RESULT_TIMER123A_state bound to: 9'b011111001 
	Parameter BRANCH_RESULT_TIMER123A_state bound to: 9'b011111010 
	Parameter DECREASE_RESULT_TIMER123A_state bound to: 9'b011111011 
	Parameter RESET_RESULT_REG123A_state bound to: 9'b011111100 
	Parameter DECREASE_TIMER124A_state bound to: 9'b011111101 
	Parameter CHECK_TIMER124A_state bound to: 9'b011111110 
	Parameter BRANCH_TIMER124A_state bound to: 9'b011111111 
	Parameter CHECK_RESULT_TIMER124A_state bound to: 9'b100000000 
	Parameter BRANCH_RESULT_TIMER124A_state bound to: 9'b100000001 
	Parameter DECREASE_RESULT_TIMER124A_state bound to: 9'b100000010 
	Parameter RESET_RESULT_REG124A_state bound to: 9'b100000011 
	Parameter DECREASE_TIMER134A_state bound to: 9'b100000100 
	Parameter CHECK_TIMER134A_state bound to: 9'b100000101 
	Parameter BRANCH_TIMER134A_state bound to: 9'b100000110 
	Parameter CHECK_RESULT_TIMER134A_state bound to: 9'b100000111 
	Parameter BRANCH_RESULT_TIMER134A_state bound to: 9'b100001000 
	Parameter DECREASE_RESULT_TIMER134A_state bound to: 9'b100001001 
	Parameter RESET_RESULT_REG134A_state bound to: 9'b100001010 
	Parameter DECREASE_TIMER234A_state bound to: 9'b100001011 
	Parameter CHECK_TIMER234A_state bound to: 9'b100001100 
	Parameter BRANCH_TIMER234A_state bound to: 9'b100001101 
	Parameter CHECK_RESULT_TIMER234A_state bound to: 9'b100001110 
	Parameter BRANCH_RESULT_TIMER234A_state bound to: 9'b100001111 
	Parameter DECREASE_RESULT_TIMER234A_state bound to: 9'b100010000 
	Parameter RESET_RESULT_REG234A_state bound to: 9'b100010001 
	Parameter INP123ADD_state bound to: 9'b100010010 
	Parameter INP123SUB_state bound to: 9'b100010011 
	Parameter INP123MUL_state bound to: 9'b100010100 
	Parameter INP124ADD_state bound to: 9'b100010101 
	Parameter INP124SUB_state bound to: 9'b100010110 
	Parameter INP124MUL_state bound to: 9'b100010111 
	Parameter INP134ADD_state bound to: 9'b100011000 
	Parameter INP134SUB_state bound to: 9'b100011001 
	Parameter INP134MUL_state bound to: 9'b100011010 
	Parameter INP234ADD_state bound to: 9'b100011011 
	Parameter INP234SUB_state bound to: 9'b100011100 
	Parameter INP234MUL_state bound to: 9'b100011101 
	Parameter INP123B_state bound to: 9'b100011110 
	Parameter INP124B_state bound to: 9'b100011111 
	Parameter INP134B_state bound to: 9'b100100000 
	Parameter INP234B_state bound to: 9'b100100001 
	Parameter DECREASE_TIMER123B_state bound to: 9'b100100010 
	Parameter CHECK_TIMER123B_state bound to: 9'b100100011 
	Parameter BRANCH_TIMER123B_state bound to: 9'b100100100 
	Parameter CHECK_RESULT_TIMER123B_state bound to: 9'b100100101 
	Parameter BRANCH_RESULT_TIMER123B_state bound to: 9'b100100110 
	Parameter DECREASE_RESULT_TIMER123B_state bound to: 9'b100100111 
	Parameter RESET_RESULT_REG123B_state bound to: 9'b100101000 
	Parameter DECREASE_TIMER124B_state bound to: 9'b100101001 
	Parameter CHECK_TIMER124B_state bound to: 9'b100101010 
	Parameter BRANCH_TIMER124B_state bound to: 9'b100101011 
	Parameter CHECK_RESULT_TIMER124B_state bound to: 9'b100101100 
	Parameter BRANCH_RESULT_TIMER124B_state bound to: 9'b100101101 
	Parameter DECREASE_RESULT_TIMER124B_state bound to: 9'b100101110 
	Parameter RESET_RESULT_REG124B_state bound to: 9'b100101111 
	Parameter DECREASE_TIMER134B_state bound to: 9'b100110000 
	Parameter CHECK_TIMER134B_state bound to: 9'b100110001 
	Parameter BRANCH_TIMER134B_state bound to: 9'b100110010 
	Parameter CHECK_RESULT_TIMER134B_state bound to: 9'b100110011 
	Parameter BRANCH_RESULT_TIMER134B_state bound to: 9'b100110100 
	Parameter DECREASE_RESULT_TIMER134B_state bound to: 9'b100110101 
	Parameter RESET_RESULT_REG134B_state bound to: 9'b100110110 
	Parameter DECREASE_TIMER234B_state bound to: 9'b100110111 
	Parameter CHECK_TIMER234B_state bound to: 9'b100111000 
	Parameter BRANCH_TIMER234B_state bound to: 9'b100111001 
	Parameter CHECK_RESULT_TIMER234B_state bound to: 9'b100111010 
	Parameter BRANCH_RESULT_TIMER234B_state bound to: 9'b100111011 
	Parameter DECREASE_RESULT_TIMER234B_state bound to: 9'b100111100 
	Parameter RESET_RESULT_REG234B_state bound to: 9'b100111101 
	Parameter INPXXX1_state bound to: 9'b100111110 
	Parameter INPXXX2_state bound to: 9'b100111111 
	Parameter INPXXX3_state bound to: 9'b101000000 
	Parameter INPXXX4_state bound to: 9'b101000001 
	Parameter CONFIRM_state bound to: 9'b101000010 
	Parameter DECREASE_TIMER_CONFIRM_state bound to: 9'b101000011 
	Parameter CHECK_TIMER_CONFIRM_state bound to: 9'b101000100 
	Parameter BRANCH_TIMER_CONFIRM_state bound to: 9'b101000101 
	Parameter CHECK_RESULT_TIMER_CONFIRM_state bound to: 9'b101000110 
	Parameter BRANCH_RESULT_TIMER_CONFIRM_state bound to: 9'b101000111 
	Parameter DECREASE_RESULT_TIMER_CONFIRM_state bound to: 9'b101001000 
	Parameter RESET_RESULT_REG_CONFIRM_state bound to: 9'b101001001 
	Parameter OP1X_state bound to: 9'b101001010 
	Parameter BRANCHOP1X_state bound to: 9'b101001011 
	Parameter OP1AB_state bound to: 9'b101001100 
	Parameter OP12X_state bound to: 9'b101001101 
	Parameter BRANCHOP12X_state bound to: 9'b101001110 
	Parameter OP12BC_state bound to: 9'b101001111 
	Parameter OP123X_state bound to: 9'b101010000 
	Parameter BRANCHOP123X_state bound to: 9'b101010001 
	Parameter OP123CD_state bound to: 9'b101010010 
	Parameter OP123_state bound to: 9'b101010011 
	Parameter BRANCHOP123_state bound to: 9'b101010100 
	Parameter OP123CD1_state bound to: 9'b101010101 
	Parameter OP123CD2_state bound to: 9'b101010110 
	Parameter OP13X_state bound to: 9'b101010111 
	Parameter BRANCHOP13X_state bound to: 9'b101011000 
	Parameter OP13CD_state bound to: 9'b101011001 
	Parameter OP132_state bound to: 9'b101011010 
	Parameter BRANCHOP132_state bound to: 9'b101011011 
	Parameter OP132BC1_state bound to: 9'b101011100 
	Parameter OP132BC2_state bound to: 9'b101011101 
	Parameter OP12_state bound to: 9'b101011110 
	Parameter BRANCHOP12_state bound to: 9'b101011111 
	Parameter OP12BC1_state bound to: 9'b101100000 
	Parameter OP12BC2_state bound to: 9'b101100001 
	Parameter OP2X_state bound to: 9'b101100010 
	Parameter BRANCHOP2X_state bound to: 9'b101100011 
	Parameter OP2BC_state bound to: 9'b101100100 
	Parameter OP23X_state bound to: 9'b101100101 
	Parameter BRANCHOP23X_state bound to: 9'b101100110 
	Parameter OP23CD_state bound to: 9'b101100111 
	Parameter OP231_state bound to: 9'b101101000 
	Parameter BRANCHOP231_state bound to: 9'b101101001 
	Parameter OP231AC1_state bound to: 9'b101101010 
	Parameter OP231AC2_state bound to: 9'b101101011 
	Parameter OP21_state bound to: 9'b101101100 
	Parameter BRANCHOP21_state bound to: 9'b101101101 
	Parameter OP21AC1_state bound to: 9'b101101110 
	Parameter OP21AC2_state bound to: 9'b101101111 
	Parameter OP3X_state bound to: 9'b101110000 
	Parameter BRANCHOP3X_state bound to: 9'b101110001 
	Parameter OP3CD_state bound to: 9'b101110010 
	Parameter OP31_state bound to: 9'b101110011 
	Parameter BRANCHOP31_state bound to: 9'b101110100 
	Parameter OP31AB1_state bound to: 9'b101110101 
	Parameter OP31AB2_state bound to: 9'b101110110 
	Parameter OP1_state bound to: 9'b101110111 
	Parameter BRANCHOP1_state bound to: 9'b101111000 
	Parameter OP1AB1_state bound to: 9'b101111001 
	Parameter OP1AB2_state bound to: 9'b101111010 
	Parameter CHECK_C24_state bound to: 9'b101111011 
	Parameter BRANCH_CHECK_C24_state bound to: 9'b101111100 
	Parameter RED_LED_state bound to: 9'b101111101 
	Parameter RED_LED_TIMER_state bound to: 9'b101111110 
	Parameter GREEN_LED_state bound to: 9'b101111111 
	Parameter GREEN_LED_TIMER_state bound to: 9'b110000000 
	Parameter ADD_POINT_state bound to: 9'b110000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/final_state_machine_11.v:445]
INFO: [Synth 8-6155] done synthesizing module 'final_state_machine_11' (3#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/final_state_machine_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_integers_12' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_20' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/pn_gen_20.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_20' (4#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/pn_gen_20.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:93]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:99]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:105]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:111]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:117]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:123]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:129]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:135]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:149]
INFO: [Synth 8-6155] done synthesizing module 'input_integers_12' (5#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/input_integers_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_alu_13' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_21' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/comparator_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/comparator_21.v:26]
INFO: [Synth 8-6155] done synthesizing module 'comparator_21' (6#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/comparator_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_full_adder_22' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_26' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/full_adder_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_26' (7#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/full_adder_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_full_adder_22' (8#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_23' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/boolean_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_23' (9#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/boolean_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_24' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_left_27' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:62]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_27' (10#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_left_27.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_28' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:66]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_28' (11#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shift_right_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shifter_24.v:43]
INFO: [Synth 8-6155] done synthesizing module 'shifter_24' (12#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_25' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/multiplier_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_25' (13#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/multiplier_25.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_alu_13.v:97]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_alu_13.v:100]
INFO: [Synth 8-6155] done synthesizing module 'game_alu_13' (14#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_alu_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_beta_2.v:149]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_beta_2.v:167]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_beta_2.v:185]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_2' (15#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/game_beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'two_seven_seg_3' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/two_seven_seg_3.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (16#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_8' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_8' (17#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_15' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decoder_15.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_15' (18#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decoder_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'two_seven_seg_3' (19#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/two_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_4' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v:11]
	Parameter DIGITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_16' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_16' (20#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_4' (21#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'four_seven_seg_5' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/four_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_17' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (22#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_no_zero_9' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/seven_seg_no_zero_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_no_zero_9' (23#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/seven_seg_no_zero_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (24#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'four_seven_seg_5' (25#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/four_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_6' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_19' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/pipeline_19.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_19' (26#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/pipeline_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_6' (27#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_7' [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_7' (28#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (29#1) [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1013.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1013.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1013.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'final_state_machine_11'
WARNING: [Synth 8-6040] Register M_state_q_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register M_state_q_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register M_state_q_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register M_state_q_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                        000000000 |                        000000000
       START_TIMER_state |                        000000001 |                        000000001
      RESET_POINTS_state |                        000000010 |                        000000111
           RANDSEL_state |                        000000011 |                        000000010
     FIRST_INTEGER_state |                        000000100 |                        000000011
    SECOND_INTEGER_state |                        000000101 |                        000000100
     THIRD_INTEGER_state |                        000000110 |                        000000101
    FOURTH_INTEGER_state |                        000000111 |                        000000110
 RESET_FIRST_INPUT_state |                        000001000 |                        000001000
RESET_SECOND_INPUT_state |                        000001001 |                        000001001
 RESET_THIRD_INPUT_state |                        000001010 |                        000001010
RESET_FOURTH_INPUT_state |                        000001011 |                        000001011
    RESET_FIRST_OP_state |                        000001100 |                        000001100
   RESET_SECOND_OP_state |                        000001101 |                        000001101
    RESET_THIRD_OP_state |                        000001110 |                        000001110
              IDLE_state |                        000001111 |                        000001111
             INP4A_state |                        000010000 |                        000011110
       BRANCHINP4A_state |                        000010001 |                        000011111
           INP4MUL_state |                        000010010 |                        001000111
           INP4SUB_state |                        000010011 |                        001000110
           INP4ADD_state |                        000010100 |                        001000101
             INP4B_state |                        000010101 |                        001001011
            INP43A_state |                        000010110 |                        001110011
            INP42A_state |                        000010111 |                        001110010
            INP41A_state |                        000011000 |                        001110001
  DECREASE_TIMER4B_state |                        000011001 |                        001100001
     CHECK_TIMER4B_state |                        000011010 |                        001100010
    BRANCH_TIMER4B_state |                        000011011 |                        001100011
CHECK_RESULT_TIMER4B_state |                        000011100 |                        001100100
BRANCH_RESULT_TIMER4B_state |                        000011101 |                        001100101
DECREASE_RESULT_TIMER4B_state |                        000011110 |                        001100110
RESET_RESULT_REG4B_state |                        000011111 |                        001100111
  DECREASE_TIMER4A_state |                        000100000 |                        000110101
     CHECK_TIMER4A_state |                        000100001 |                        000110110
    BRANCH_TIMER4A_state |                        000100010 |                        000110111
CHECK_RESULT_TIMER4A_state |                        000100011 |                        000111000
BRANCH_RESULT_TIMER4A_state |                        000100100 |                        000111001
DECREASE_RESULT_TIMER4A_state |                        000100101 |                        000111010
RESET_RESULT_REG4A_state |                        000100110 |                        000111011
             INP3A_state |                        000100111 |                        000011100
       BRANCHINP3A_state |                        000101000 |                        000011101
           INP3MUL_state |                        000101001 |                        001000100
           INP3SUB_state |                        000101010 |                        001000011
           INP3ADD_state |                        000101011 |                        001000010
             INP3B_state |                        000101100 |                        001001010
            INP34A_state |                        000101101 |                        001110000
      BRANCHINP34A_state |                        000101110 |                        001111001
          INP34MUL_state |                        000101111 |                        010110101
          INP34SUB_state |                        000110000 |                        010110100
          INP34ADD_state |                        000110001 |                        010110011
            INP34B_state |                        000110010 |                        010111011
           INP342A_state |                        000110011 |                        011110001
           INP341A_state |                        000110100 |                        011110000
 DECREASE_TIMER34B_state |                        000110101 |                        011011111
    CHECK_TIMER34B_state |                        000110110 |                        011100000
   BRANCH_TIMER34B_state |                        000110111 |                        011100001
CHECK_RESULT_TIMER34B_state |                        000111000 |                        011100010
BRANCH_RESULT_TIMER34B_state |                        000111001 |                        011100011
DECREASE_RESULT_TIMER34B_state |                        000111010 |                        011100100
RESET_RESULT_REG34B_state |                        000111011 |                        011100101
 DECREASE_TIMER34A_state |                        000111100 |                        010011101
    CHECK_TIMER34A_state |                        000111101 |                        010011110
   BRANCH_TIMER34A_state |                        000111110 |                        010011111
CHECK_RESULT_TIMER34A_state |                        000111111 |                        010100000
BRANCH_RESULT_TIMER34A_state |                        001000000 |                        010100001
DECREASE_RESULT_TIMER34A_state |                        001000001 |                        010100010
RESET_RESULT_REG34A_state |                        001000010 |                        010100011
            INP32A_state |                        001000011 |                        001101111
            INP31A_state |                        001000100 |                        001101110
  DECREASE_TIMER3B_state |                        001000101 |                        001011010
     CHECK_TIMER3B_state |                        001000110 |                        001011011
    BRANCH_TIMER3B_state |                        001000111 |                        001011100
CHECK_RESULT_TIMER3B_state |                        001001000 |                        001011101
BRANCH_RESULT_TIMER3B_state |                        001001001 |                        001011110
DECREASE_RESULT_TIMER3B_state |                        001001010 |                        001011111
RESET_RESULT_REG3B_state |                        001001011 |                        001100000
  DECREASE_TIMER3A_state |                        001001100 |                        000101110
     CHECK_TIMER3A_state |                        001001101 |                        000101111
    BRANCH_TIMER3A_state |                        001001110 |                        000110000
CHECK_RESULT_TIMER3A_state |                        001001111 |                        000110001
BRANCH_RESULT_TIMER3A_state |                        001010000 |                        000110010
DECREASE_RESULT_TIMER3A_state |                        001010001 |                        000110011
RESET_RESULT_REG3A_state |                        001010010 |                        000110100
             INP2A_state |                        001010011 |                        000011010
       BRANCHINP2A_state |                        001010100 |                        000011011
           INP2MUL_state |                        001010101 |                        001000001
           INP2SUB_state |                        001010110 |                        001000000
           INP2ADD_state |                        001010111 |                        000111111
             INP2B_state |                        001011000 |                        001001001
            INP24A_state |                        001011001 |                        001101101
      BRANCHINP24A_state |                        001011010 |                        001111000
          INP24MUL_state |                        001011011 |                        010110010
          INP24SUB_state |                        001011100 |                        010110001
          INP24ADD_state |                        001011101 |                        010110000
            INP24B_state |                        001011110 |                        010111010
           INP243A_state |                        001011111 |                        011101111
           INP241A_state |                        001100000 |                        011101110
 DECREASE_TIMER24B_state |                        001100001 |                        011011000
    CHECK_TIMER24B_state |                        001100010 |                        011011001
   BRANCH_TIMER24B_state |                        001100011 |                        011011010
CHECK_RESULT_TIMER24B_state |                        001100100 |                        011011011
BRANCH_RESULT_TIMER24B_state |                        001100101 |                        011011100
DECREASE_RESULT_TIMER24B_state |                        001100110 |                        011011101
RESET_RESULT_REG24B_state |                        001100111 |                        011011110
 DECREASE_TIMER24A_state |                        001101000 |                        010010110
    CHECK_TIMER24A_state |                        001101001 |                        010010111
   BRANCH_TIMER24A_state |                        001101010 |                        010011000
CHECK_RESULT_TIMER24A_state |                        001101011 |                        010011001
BRANCH_RESULT_TIMER24A_state |                        001101100 |                        010011010
DECREASE_RESULT_TIMER24A_state |                        001101101 |                        010011011
RESET_RESULT_REG24A_state |                        001101110 |                        010011100
            INP23A_state |                        001101111 |                        001101100
      BRANCHINP23A_state |                        001110000 |                        001110111
          INP23MUL_state |                        001110001 |                        010101111
          INP23SUB_state |                        001110010 |                        010101110
          INP23ADD_state |                        001110011 |                        010101101
            INP23B_state |                        001110100 |                        010111001
           INP234A_state |                        001110101 |                        011101101
     BRANCHINP234A_state |                        001110110 |                        011110101
         INP234MUL_state |                        001110111 |                        100011101
         INP234SUB_state |                        001111000 |                        100011100
         INP234ADD_state |                        001111001 |                        100011011
           INP234B_state |                        001111010 |                        100100001
           INPXXX1_state |                        001111011 |                        100111110
DECREASE_TIMER234B_state |                        001111100 |                        100110111
   CHECK_TIMER234B_state |                        001111101 |                        100111000
  BRANCH_TIMER234B_state |                        001111110 |                        100111001
CHECK_RESULT_TIMER234B_state |                        001111111 |                        100111010
BRANCH_RESULT_TIMER234B_state |                        010000000 |                        100111011
DECREASE_RESULT_TIMER234B_state |                        010000001 |                        100111100
RESET_RESULT_REG234B_state |                        010000010 |                        100111101
DECREASE_TIMER234A_state |                        010000011 |                        100001011
   CHECK_TIMER234A_state |                        010000100 |                        100001100
  BRANCH_TIMER234A_state |                        010000101 |                        100001101
CHECK_RESULT_TIMER234A_state |                        010000110 |                        100001110
BRANCH_RESULT_TIMER234A_state |                        010000111 |                        100001111
DECREASE_RESULT_TIMER234A_state |                        010001000 |                        100010000
RESET_RESULT_REG234A_state |                        010001001 |                        100010001
           INP231A_state |                        010001010 |                        011101100
 DECREASE_TIMER23B_state |                        010001011 |                        011010001
    CHECK_TIMER23B_state |                        010001100 |                        011010010
   BRANCH_TIMER23B_state |                        010001101 |                        011010011
CHECK_RESULT_TIMER23B_state |                        010001110 |                        011010100
BRANCH_RESULT_TIMER23B_state |                        010001111 |                        011010101
DECREASE_RESULT_TIMER23B_state |                        010010000 |                        011010110
RESET_RESULT_REG23B_state |                        010010001 |                        011010111
 DECREASE_TIMER23A_state |                        010010010 |                        010001111
    CHECK_TIMER23A_state |                        010010011 |                        010010000
   BRANCH_TIMER23A_state |                        010010100 |                        010010001
CHECK_RESULT_TIMER23A_state |                        010010101 |                        010010010
BRANCH_RESULT_TIMER23A_state |                        010010110 |                        010010011
DECREASE_RESULT_TIMER23A_state |                        010010111 |                        010010100
RESET_RESULT_REG23A_state |                        010011000 |                        010010101
            INP21A_state |                        010011001 |                        001101011
  DECREASE_TIMER2B_state |                        010011010 |                        001010011
     CHECK_TIMER2B_state |                        010011011 |                        001010100
    BRANCH_TIMER2B_state |                        010011100 |                        001010101
CHECK_RESULT_TIMER2B_state |                        010011101 |                        001010110
BRANCH_RESULT_TIMER2B_state |                        010011110 |                        001010111
DECREASE_RESULT_TIMER2B_state |                        010011111 |                        001011000
RESET_RESULT_REG2B_state |                        010100000 |                        001011001
  DECREASE_TIMER2A_state |                        010100001 |                        000100111
     CHECK_TIMER2A_state |                        010100010 |                        000101000
    BRANCH_TIMER2A_state |                        010100011 |                        000101001
CHECK_RESULT_TIMER2A_state |                        010100100 |                        000101010
BRANCH_RESULT_TIMER2A_state |                        010100101 |                        000101011
DECREASE_RESULT_TIMER2A_state |                        010100110 |                        000101100
RESET_RESULT_REG2A_state |                        010100111 |                        000101101
             INP1A_state |                        010101000 |                        000011000
       BRANCHINP1A_state |                        010101001 |                        000011001
           INP1MUL_state |                        010101010 |                        000111110
           INP1SUB_state |                        010101011 |                        000111101
           INP1ADD_state |                        010101100 |                        000111100
             INP1B_state |                        010101101 |                        001001000
            INP14A_state |                        010101110 |                        001101010
      BRANCHINP14A_state |                        010101111 |                        001110110
          INP14MUL_state |                        010110000 |                        010101100
          INP14SUB_state |                        010110001 |                        010101011
          INP14ADD_state |                        010110010 |                        010101010
            INP14B_state |                        010110011 |                        010111000
           INP143A_state |                        010110100 |                        011101011
           INP142A_state |                        010110101 |                        011101010
 DECREASE_TIMER14B_state |                        010110110 |                        011001010
    CHECK_TIMER14B_state |                        010110111 |                        011001011
   BRANCH_TIMER14B_state |                        010111000 |                        011001100
CHECK_RESULT_TIMER14B_state |                        010111001 |                        011001101
BRANCH_RESULT_TIMER14B_state |                        010111010 |                        011001110
DECREASE_RESULT_TIMER14B_state |                        010111011 |                        011001111
RESET_RESULT_REG14B_state |                        010111100 |                        011010000
 DECREASE_TIMER14A_state |                        010111101 |                        010001000
    CHECK_TIMER14A_state |                        010111110 |                        010001001
   BRANCH_TIMER14A_state |                        010111111 |                        010001010
CHECK_RESULT_TIMER14A_state |                        011000000 |                        010001011
BRANCH_RESULT_TIMER14A_state |                        011000001 |                        010001100
DECREASE_RESULT_TIMER14A_state |                        011000010 |                        010001101
RESET_RESULT_REG14A_state |                        011000011 |                        010001110
            INP13A_state |                        011000100 |                        001101001
      BRANCHINP13A_state |                        011000101 |                        001110101
          INP13MUL_state |                        011000110 |                        010101001
          INP13SUB_state |                        011000111 |                        010101000
          INP13ADD_state |                        011001000 |                        010100111
            INP13B_state |                        011001001 |                        010110111
           INP134A_state |                        011001010 |                        011101001
     BRANCHINP134A_state |                        011001011 |                        011110100
         INP134MUL_state |                        011001100 |                        100011010
         INP134SUB_state |                        011001101 |                        100011001
         INP134ADD_state |                        011001110 |                        100011000
           INP134B_state |                        011001111 |                        100100000
           INPXXX2_state |                        011010000 |                        100111111
DECREASE_TIMER134B_state |                        011010001 |                        100110000
   CHECK_TIMER134B_state |                        011010010 |                        100110001
  BRANCH_TIMER134B_state |                        011010011 |                        100110010
CHECK_RESULT_TIMER134B_state |                        011010100 |                        100110011
BRANCH_RESULT_TIMER134B_state |                        011010101 |                        100110100
DECREASE_RESULT_TIMER134B_state |                        011010110 |                        100110101
RESET_RESULT_REG134B_state |                        011010111 |                        100110110
DECREASE_TIMER134A_state |                        011011000 |                        100000100
   CHECK_TIMER134A_state |                        011011001 |                        100000101
  BRANCH_TIMER134A_state |                        011011010 |                        100000110
CHECK_RESULT_TIMER134A_state |                        011011011 |                        100000111
BRANCH_RESULT_TIMER134A_state |                        011011100 |                        100001000
DECREASE_RESULT_TIMER134A_state |                        011011101 |                        100001001
RESET_RESULT_REG134A_state |                        011011110 |                        100001010
           INP132A_state |                        011011111 |                        011101000
 DECREASE_TIMER13B_state |                        011100000 |                        011000011
    CHECK_TIMER13B_state |                        011100001 |                        011000100
   BRANCH_TIMER13B_state |                        011100010 |                        011000101
CHECK_RESULT_TIMER13B_state |                        011100011 |                        011000110
BRANCH_RESULT_TIMER13B_state |                        011100100 |                        011000111
DECREASE_RESULT_TIMER13B_state |                        011100101 |                        011001000
RESET_RESULT_REG13B_state |                        011100110 |                        011001001
 DECREASE_TIMER13A_state |                        011100111 |                        010000001
    CHECK_TIMER13A_state |                        011101000 |                        010000010
   BRANCH_TIMER13A_state |                        011101001 |                        010000011
CHECK_RESULT_TIMER13A_state |                        011101010 |                        010000100
BRANCH_RESULT_TIMER13A_state |                        011101011 |                        010000101
DECREASE_RESULT_TIMER13A_state |                        011101100 |                        010000110
RESET_RESULT_REG13A_state |                        011101101 |                        010000111
            INP12A_state |                        011101110 |                        001101000
      BRANCHINP12A_state |                        011101111 |                        001110100
          INP12MUL_state |                        011110000 |                        010100110
          INP12SUB_state |                        011110001 |                        010100101
          INP12ADD_state |                        011110010 |                        010100100
            INP12B_state |                        011110011 |                        010110110
           INP124A_state |                        011110100 |                        011100111
     BRANCHINP124A_state |                        011110101 |                        011110011
         INP124MUL_state |                        011110110 |                        100010111
         INP124SUB_state |                        011110111 |                        100010110
         INP124ADD_state |                        011111000 |                        100010101
           INP124B_state |                        011111001 |                        100011111
           INPXXX3_state |                        011111010 |                        101000000
DECREASE_TIMER124B_state |                        011111011 |                        100101001
   CHECK_TIMER124B_state |                        011111100 |                        100101010
  BRANCH_TIMER124B_state |                        011111101 |                        100101011
CHECK_RESULT_TIMER124B_state |                        011111110 |                        100101100
BRANCH_RESULT_TIMER124B_state |                        011111111 |                        100101101
DECREASE_RESULT_TIMER124B_state |                        100000000 |                        100101110
RESET_RESULT_REG124B_state |                        100000001 |                        100101111
DECREASE_TIMER124A_state |                        100000010 |                        011111101
   CHECK_TIMER124A_state |                        100000011 |                        011111110
  BRANCH_TIMER124A_state |                        100000100 |                        011111111
CHECK_RESULT_TIMER124A_state |                        100000101 |                        100000000
BRANCH_RESULT_TIMER124A_state |                        100000110 |                        100000001
DECREASE_RESULT_TIMER124A_state |                        100000111 |                        100000010
RESET_RESULT_REG124A_state |                        100001000 |                        100000011
           INP123A_state |                        100001001 |                        011100110
     BRANCHINP123A_state |                        100001010 |                        011110010
         INP123MUL_state |                        100001011 |                        100010100
         INP123SUB_state |                        100001100 |                        100010011
         INP123ADD_state |                        100001101 |                        100010010
           INP123B_state |                        100001110 |                        100011110
           INPXXX4_state |                        100001111 |                        101000001
           CONFIRM_state |                        100010000 |                        101000010
              OP1X_state |                        100010001 |                        101001010
        BRANCHOP1X_state |                        100010010 |                        101001011
             OP1AB_state |                        100010011 |                        101001100
             OP12X_state |                        100010100 |                        101001101
       BRANCHOP12X_state |                        100010101 |                        101001110
            OP12BC_state |                        100010110 |                        101001111
            OP123X_state |                        100010111 |                        101010000
      BRANCHOP123X_state |                        100011000 |                        101010001
           OP123CD_state |                        100011001 |                        101010010
             OP13X_state |                        100011010 |                        101010111
       BRANCHOP13X_state |                        100011011 |                        101011000
            OP13CD_state |                        100011100 |                        101011001
              OP2X_state |                        100011101 |                        101100010
        BRANCHOP2X_state |                        100011110 |                        101100011
             OP2BC_state |                        100011111 |                        101100100
             OP23X_state |                        100100000 |                        101100101
       BRANCHOP23X_state |                        100100001 |                        101100110
            OP23CD_state |                        100100010 |                        101100111
             OP231_state |                        100100011 |                        101101000
       BRANCHOP231_state |                        100100100 |                        101101001
          OP231AC1_state |                        100100101 |                        101101010
          OP231AC2_state |                        100100110 |                        101101011
              OP21_state |                        100100111 |                        101101100
        BRANCHOP21_state |                        100101000 |                        101101101
           OP21AC1_state |                        100101001 |                        101101110
           OP21AC2_state |                        100101010 |                        101101111
              OP3X_state |                        100101011 |                        101110000
        BRANCHOP3X_state |                        100101100 |                        101110001
             OP3CD_state |                        100101101 |                        101110010
              OP31_state |                        100101110 |                        101110011
        BRANCHOP31_state |                        100101111 |                        101110100
           OP31AB1_state |                        100110000 |                        101110101
           OP31AB2_state |                        100110001 |                        101110110
             OP132_state |                        100110010 |                        101011010
       BRANCHOP132_state |                        100110011 |                        101011011
          OP132BC1_state |                        100110100 |                        101011100
          OP132BC2_state |                        100110101 |                        101011101
               OP1_state |                        100110110 |                        101110111
         BRANCHOP1_state |                        100110111 |                        101111000
            OP1AB1_state |                        100111000 |                        101111001
            OP1AB2_state |                        100111001 |                        101111010
              OP12_state |                        100111010 |                        101011110
        BRANCHOP12_state |                        100111011 |                        101011111
           OP12BC1_state |                        100111100 |                        101100000
           OP12BC2_state |                        100111101 |                        101100001
             OP123_state |                        100111110 |                        101010011
       BRANCHOP123_state |                        100111111 |                        101010100
          OP123CD1_state |                        101000000 |                        101010101
          OP123CD2_state |                        101000001 |                        101010110
         CHECK_C24_state |                        101000010 |                        101111011
  BRANCH_CHECK_C24_state |                        101000011 |                        101111100
         GREEN_LED_state |                        101000100 |                        101111111
   GREEN_LED_TIMER_state |                        101000101 |                        110000000
         ADD_POINT_state |                        101000110 |                        110000001
           RED_LED_state |                        101000111 |                        101111101
     RED_LED_TIMER_state |                        101001000 |                        101111110
DECREASE_TIMER_CONFIRM_state |                        101001001 |                        101000011
CHECK_TIMER_CONFIRM_state |                        101001010 |                        101000100
BRANCH_TIMER_CONFIRM_state |                        101001011 |                        101000101
CHECK_RESULT_TIMER_CONFIRM_state |                        101001100 |                        101000110
BRANCH_RESULT_TIMER_CONFIRM_state |                        101001101 |                        101000111
DECREASE_RESULT_TIMER_CONFIRM_state |                        101001110 |                        101001000
RESET_RESULT_REG_CONFIRM_state |                        101001111 |                        101001001
DECREASE_TIMER123B_state |                        101010000 |                        100100010
   CHECK_TIMER123B_state |                        101010001 |                        100100011
  BRANCH_TIMER123B_state |                        101010010 |                        100100100
CHECK_RESULT_TIMER123B_state |                        101010011 |                        100100101
BRANCH_RESULT_TIMER123B_state |                        101010100 |                        100100110
DECREASE_RESULT_TIMER123B_state |                        101010101 |                        100100111
RESET_RESULT_REG123B_state |                        101010110 |                        100101000
DECREASE_TIMER123A_state |                        101010111 |                        011110110
   CHECK_TIMER123A_state |                        101011000 |                        011110111
  BRANCH_TIMER123A_state |                        101011001 |                        011111000
CHECK_RESULT_TIMER123A_state |                        101011010 |                        011111001
BRANCH_RESULT_TIMER123A_state |                        101011011 |                        011111010
DECREASE_RESULT_TIMER123A_state |                        101011100 |                        011111011
RESET_RESULT_REG123A_state |                        101011101 |                        011111100
 DECREASE_TIMER12B_state |                        101011110 |                        010111100
    CHECK_TIMER12B_state |                        101011111 |                        010111101
   BRANCH_TIMER12B_state |                        101100000 |                        010111110
CHECK_RESULT_TIMER12B_state |                        101100001 |                        010111111
BRANCH_RESULT_TIMER12B_state |                        101100010 |                        011000000
DECREASE_RESULT_TIMER12B_state |                        101100011 |                        011000001
RESET_RESULT_REG12B_state |                        101100100 |                        011000010
 DECREASE_TIMER12A_state |                        101100101 |                        001111010
    CHECK_TIMER12A_state |                        101100110 |                        001111011
   BRANCH_TIMER12A_state |                        101100111 |                        001111100
CHECK_RESULT_TIMER12A_state |                        101101000 |                        001111101
BRANCH_RESULT_TIMER12A_state |                        101101001 |                        001111110
DECREASE_RESULT_TIMER12A_state |                        101101010 |                        001111111
RESET_RESULT_REG12A_state |                        101101011 |                        010000000
  DECREASE_TIMER1B_state |                        101101100 |                        001001100
     CHECK_TIMER1B_state |                        101101101 |                        001001101
    BRANCH_TIMER1B_state |                        101101110 |                        001001110
CHECK_RESULT_TIMER1B_state |                        101101111 |                        001001111
BRANCH_RESULT_TIMER1B_state |                        101110000 |                        001010000
DECREASE_RESULT_TIMER1B_state |                        101110001 |                        001010001
RESET_RESULT_REG1B_state |                        101110010 |                        001010010
  DECREASE_TIMER1A_state |                        101110011 |                        000100000
     CHECK_TIMER1A_state |                        101110100 |                        000100001
    BRANCH_TIMER1A_state |                        101110101 |                        000100010
CHECK_RESULT_TIMER1A_state |                        101110110 |                        000100011
BRANCH_RESULT_TIMER1A_state |                        101110111 |                        000100100
DECREASE_RESULT_TIMER1A_state |                        101111000 |                        000100101
RESET_RESULT_REG1A_state |                        101111001 |                        000100110
    DECREASE_TIMER_state |                        101111010 |                        000010000
       CHECK_TIMER_state |                        101111011 |                        000010001
      BRANCH_TIMER_state |                        101111100 |                        000010010
CHECK_RESULT_TIMER_state |                        101111101 |                        000010011
BRANCH_RESULT_TIMER_state |                        101111110 |                        000010100
DECREASE_RESULT_TIMER_state |                        101111111 |                        000010101
  RESET_RESULT_REG_state |                        110000000 |                        000010110
          GAMEOVER_state |                        110000001 |                        000010111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'final_state_machine_11'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 136   
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 4     
	 566 Input    9 Bit        Muxes := 1     
	 386 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 114   
	   2 Input    8 Bit        Muxes := 135   
	   2 Input    7 Bit        Muxes := 72    
	 386 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	   2 Input    5 Bit        Muxes := 12    
	 387 Input    4 Bit        Muxes := 1     
	 386 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	 386 Input    2 Bit        Muxes := 3     
	 387 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 44    
	   5 Input    1 Bit        Muxes := 1     
	 386 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:03:31 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:31 ; elapsed = 00:03:35 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:36 ; elapsed = 00:03:39 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:36 ; elapsed = 00:03:39 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    61|
|3     |LUT1   |    31|
|4     |LUT2   |   267|
|5     |LUT3   |   138|
|6     |LUT4   |   169|
|7     |LUT5   |   219|
|8     |LUT6   |  1091|
|9     |MUXF7  |    59|
|10    |MUXF8  |    16|
|11    |FDRE   |   649|
|12    |FDSE   |    57|
|13    |IBUF   |    12|
|14    |OBUF   |    77|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:22 ; elapsed = 00:03:35 . Memory (MB): peak = 1326.773 ; gain = 313.336
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1326.773 ; gain = 313.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1326.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:03:50 . Memory (MB): peak = 1326.773 ; gain = 313.336
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 15:57:58 2020...
[Tue Dec  1 15:58:03 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:02 . Memory (MB): peak = 1013.039 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  1 15:58:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Dec  1 15:58:03 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1013.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.027 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1013.027 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11b6731ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.707 ; gain = 234.680

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11b6731ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b6731ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff769201

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff769201

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ff769201

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8fb3151d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1451.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 6dc47d8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1451.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6dc47d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1451.664 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6dc47d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.664 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.664 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 6dc47d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1451.664 ; gain = 438.637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1451.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 38d278c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1451.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus timer_sel are not locked:  'timer_sel[3]'  'timer_sel[2]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1081f59f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11832d1ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11832d1ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.664 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11832d1ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1766c43bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 154 LUTNM shape to break, 24 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 51, two critical 103, total 154, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 159 nets or cells. Created 154 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          154  |              5  |                   159  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          154  |              5  |                   159  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1206a49c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.664 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17814fbca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17814fbca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f444f987

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb7dd579

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ac5832cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d6dd3d81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b0cd8cb9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14054583d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 149fb7623

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1097f761c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 110e41528

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.664 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 110e41528

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.664 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1105ad515

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.850 | TNS=-1213.505 |
Phase 1 Physical Synthesis Initialization | Checksum: 1427842d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1462.973 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 8d67d328

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1462.973 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1105ad515

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1462.973 ; gain = 11.309
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.187. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22810d8c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309
Phase 4.1 Post Commit Optimization | Checksum: 22810d8c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22810d8c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22810d8c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.973 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2960a058a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2960a058a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309
Ending Placer Task | Checksum: 1b936394e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1462.973 ; gain = 11.309
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 1462.973 ; gain = 11.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1462.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1462.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1462.973 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1477.328 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.187 | TNS=-918.568 |
Phase 1 Physical Synthesis Initialization | Checksum: 11011698c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1477.371 ; gain = 0.043
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.187 | TNS=-918.568 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11011698c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1477.371 ; gain = 0.043

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.187 | TNS=-918.568 |
INFO: [Physopt 32-663] Processed net beta/regfile/M_results_timer_q[15].  Re-placed instance beta/regfile/M_results_timer_q_reg[15]
INFO: [Physopt 32-735] Processed net beta/regfile/M_results_timer_q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.177 | TNS=-918.456 |
INFO: [Physopt 32-662] Processed net beta/regfile/M_input_three_q[15].  Did not re-place instance beta/regfile/M_input_three_q_reg[15]
INFO: [Physopt 32-702] Processed net beta/regfile/M_input_three_q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/sm/Q[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net beta/sm/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.161 | TNS=-919.374 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.161 | TNS=-921.690 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.153 | TNS=-924.375 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.148 | TNS=-932.985 |
INFO: [Physopt 32-663] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0.  Re-placed instance beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.139 | TNS=-931.353 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.137 | TNS=-930.637 |
INFO: [Physopt 32-663] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0_n_0.  Re-placed instance beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.136 | TNS=-930.823 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.130 | TNS=-935.765 |
INFO: [Physopt 32-81] Processed net beta/sm/Q[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.119 | TNS=-941.285 |
INFO: [Physopt 32-572] Net beta/sm/Q[1]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/Q[1]_repN_1.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[2]_replica_1
INFO: [Physopt 32-81] Processed net beta/sm/Q[1]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/sm/Q[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.104 | TNS=-941.404 |
INFO: [Physopt 32-572] Net beta/sm/Q[1]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/Q[1]_repN_1.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[2]_replica_1
INFO: [Physopt 32-572] Net beta/sm/Q[1]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/Q[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_9
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_33_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_33
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_88
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[15]_i_33_n_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[15]_i_33_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.083 | TNS=-941.068 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_89_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_89
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[15]_i_33_n_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[15]_i_33_comp_1.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[15]_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.079 | TNS=-941.004 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_32_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_32
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[13]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[13]_i_10
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[13]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[13]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.015 | TNS=-939.725 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[13]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[13]_i_10
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[13]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[13]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_6_n_0.  Did not re-place instance beta/sm/M_integer_one_q[12]_i_6
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[13]_i_10_n_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[13]_i_10_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[12]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.007 | TNS=-939.708 |
INFO: [Physopt 32-662] Processed net beta/regfile/M_integer_one_q[15]_i_124.  Did not re-place instance beta/regfile/M_integer_one_q[15]_i_93
INFO: [Physopt 32-572] Net beta/regfile/M_integer_one_q[15]_i_124 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_0.  Did not re-place instance beta/sm/M_integer_one_q[13]_i_18
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[12]_i_13_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[12]_i_13_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.993 | TNS=-939.260 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_0.  Did not re-place instance beta/sm/M_integer_one_q[13]_i_18
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[12]_i_13_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[12]_i_13_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.970 | TNS=-938.524 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_1.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_124
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[12]_i_13_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[12]_i_13_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[13]_i_33_n_0.  Did not re-place instance beta/sm/M_integer_one_q[13]_i_33
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[13]_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[13]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.967 | TNS=-938.428 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[5]_i_19_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_121
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[5]_i_19_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[5]_i_19_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[12]_i_13
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[12]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0.  Did not re-place instance beta/sm/M_integer_one_q[11]_i_14
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[11]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_12_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_12
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[9]_i_7_n_0.  Did not re-place instance beta/sm/M_integer_one_q[9]_i_7
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[9]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[9]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_6_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_6
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[9]_i_7_n_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[9]_i_7_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.954 | TNS=-936.348 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_22_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_22
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_6_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_6
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[10]_i_22_n_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[10]_i_22_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.949 | TNS=-936.236 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_21
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0.  Did not re-place instance beta/sm/M_integer_one_q[9]_i_17
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[9]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[7]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[7]_i_7_n_0.  Did not re-place instance beta/sm/M_integer_one_q[7]_i_7
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[7]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.940 | TNS=-934.844 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_9
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_11
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[7]_i_23
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[7]_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.917 | TNS=-932.169 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.908 | TNS=-936.803 |
INFO: [Physopt 32-81] Processed net beta/sm/Q[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/Q[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.901 | TNS=-939.115 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.896 | TNS=-942.391 |
INFO: [Physopt 32-663] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep__1_n_0.  Re-placed instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep__1
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.887 | TNS=-942.806 |
INFO: [Physopt 32-81] Processed net reset_cond/Q[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net reset_cond/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.884 | TNS=-942.753 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.883 | TNS=-945.701 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[6]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.881 | TNS=-947.502 |
INFO: [Physopt 32-81] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.874 | TNS=-954.312 |
INFO: [Physopt 32-601] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4. Net driver beta/sm/FSM_sequential_M_state_q_reg[3]_rep_replica_4 was replaced.
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.872 | TNS=-953.417 |
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[3]_rep_replica_4
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_integer_one_q[15]_i_120_n_0.  Did not re-place instance beta/regfile/M_integer_one_q[15]_i_120
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[13]_i_42_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_141
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[13]_i_42_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[13]_i_42_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_152_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_152
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[13]_i_42_0. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[15]_i_141_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[15]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.866 | TNS=-953.257 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_16_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_16
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.863 | TNS=-952.969 |
INFO: [Physopt 32-663] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN.  Re-placed instance beta/sm/FSM_sequential_M_state_q_reg[3]_rep_replica
INFO: [Physopt 32-735] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.862 | TNS=-952.930 |
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0_repN.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep_replica
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_23
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-951.282 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_13
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-951.202 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[6]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[6]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_8_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_8
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[4]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3]_1.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_39
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_op_one_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_stage_q_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3][1].  Did not re-place instance beta/sm/M_integer_one_q[14]_i_62
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_96
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.836 | TNS=-949.786 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_97_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_97
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[14]_i_128_n_0.  Re-placed instance beta/sm/M_integer_one_q[14]_i_128
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_128_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.835 | TNS=-945.790 |
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_37_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_37
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile/M_integer_one_q[15]_i_129.  Re-placed instance beta/regfile/M_integer_one_q[15]_i_94
INFO: [Physopt 32-735] Processed net beta/regfile/M_integer_one_q[15]_i_129. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.831 | TNS=-945.726 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_23
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_10
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[4]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[1]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[1]_i_7_n_0.  Did not re-place instance beta/sm/M_integer_one_q[1]_i_7
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_stage_q_reg[3]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[1]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_regfile_read_address_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_regfile_read_address_2[1].  Did not re-place instance beta/sm/M_integer_one_q[1]_i_21
INFO: [Physopt 32-702] Processed net beta/sm/M_regfile_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[1]_i_25_n_0.  Did not re-place instance beta/sm/M_integer_one_q[1]_i_25
INFO: [Physopt 32-710] Processed net beta/sm/M_regfile_read_address_2[1]. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[1]_i_21_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[1]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.822 | TNS=-944.514 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[7]_i_23
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[7]_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.818 | TNS=-944.116 |
INFO: [Physopt 32-572] Net beta/sm/Q[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/Q[1]_repN.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[2]_replica
INFO: [Physopt 32-702] Processed net beta/sm/Q[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_stage_q_reg[3]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_regfile_read_address_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_regfile_read_address_2[2].  Did not re-place instance beta/sm/M_integer_one_q[1]_i_13
INFO: [Physopt 32-702] Processed net beta/sm/M_regfile_read_address_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_71_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_71
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[14]_i_71_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-944.004 |
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[1]_i_23_n_0.  Re-placed instance beta/sm/M_integer_one_q[1]_i_23
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[1]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.808 | TNS=-942.997 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[1]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[1]_i_23
INFO: [Physopt 32-710] Processed net beta/sm/M_regfile_read_address_2[2]. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[1]_i_13_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[1]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.808 | TNS=-942.997 |
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_regfile_read_address_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_regfile_read_address_2[0].  Did not re-place instance beta/sm/M_integer_one_q[1]_i_22
INFO: [Physopt 32-702] Processed net beta/sm/M_regfile_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_72_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_72
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[14]_i_72_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[14]_i_106_n_0.  Re-placed instance beta/sm/M_integer_one_q[14]_i_106
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.800 | TNS=-941.410 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[13]_i_42_1.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_143
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[13]_i_42_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[13]_i_42_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_155_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_155
INFO: [Physopt 32-710] Processed net beta/sm/M_integer_one_q[13]_i_42_1. Critical path length was reduced through logic transformation on cell beta/sm/M_integer_one_q[15]_i_143_comp.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[15]_i_155_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.794 | TNS=-941.266 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_13
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.790 | TNS=-940.802 |
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[14]_i_129_n_0.  Re-placed instance beta/sm/M_integer_one_q[14]_i_129
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.778 | TNS=-938.278 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_29_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_29
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[8]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.778 | TNS=-938.268 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[1]_i_25_n_0.  Did not re-place instance beta/sm/M_integer_one_q[1]_i_25_comp
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[1]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[1]_i_31_n_0.  Re-placed instance beta/sm/M_integer_one_q[1]_i_31
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[1]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.768 | TNS=-936.652 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_96
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_127
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/D[15].  Did not re-place instance beta/sm/M_integer_one_q[15]_i_2
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/D[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.701 | TNS=-935.580 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_10
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_38
INFO: [Physopt 32-134] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_38_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_89_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_89
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_89_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[15]_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.699 | TNS=-935.517 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_88
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_88_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/D[15].  Did not re-place instance beta/sm/M_integer_one_q[15]_i_2
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_input_three_q[15].  Did not re-place instance beta/regfile/M_input_three_q_reg[15]
INFO: [Physopt 32-702] Processed net beta/regfile/M_input_three_q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_10
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_38
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_88
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_integer_one_q[15]_i_124.  Did not re-place instance beta/regfile/M_integer_one_q[15]_i_93
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[5]_i_19_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_121
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[5]_i_19_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[12]_i_13
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0.  Did not re-place instance beta/sm/M_integer_one_q[11]_i_14
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_21
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0.  Did not re-place instance beta/sm/M_integer_one_q[9]_i_17
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_9
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_11
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[6]_i_15
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.683 | TNS=-933.581 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_23
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[7]_i_44_n_0.  Did not re-place instance beta/sm/M_integer_one_q[7]_i_44
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[7]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.676 | TNS=-932.909 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_22_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_22_comp
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[10]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.675 | TNS=-932.877 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_13
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0.  Did not re-place instance beta/sm/M_integer_one_q[7]_i_23
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[7]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_5_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_5
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.674 | TNS=-931.590 |
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0_n_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[3]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[6]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_9
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3]_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_2
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_op_one_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[14]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3][0].  Did not re-place instance beta/sm/M_integer_one_q[14]_i_63
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/sm/M_integer_one_q[14]_i_101_n_0.  Re-placed instance beta/sm/M_integer_one_q[14]_i_101
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.665 | TNS=-929.905 |
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_102_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_102
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_num_gen_q[2]_i_2_n_0.  Did not re-place instance beta/sm/M_num_gen_q[2]_i_2
INFO: [Physopt 32-735] Processed net beta/sm/M_num_gen_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.664 | TNS=-928.853 |
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[1]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_10
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.649 | TNS=-927.114 |
INFO: [Physopt 32-662] Processed net beta/sm/Q[1]_repN.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[2]_replica
INFO: [Physopt 32-702] Processed net beta/sm/Q[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_10
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_stage_q_reg[3]_3.  Did not re-place instance beta/regfile/M_integer_one_q[1]_i_8
INFO: [Physopt 32-702] Processed net beta/regfile/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q_reg[1]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_regfile_read_address_2[0].  Did not re-place instance beta/sm/M_integer_one_q[1]_i_22
INFO: [Physopt 32-702] Processed net beta/sm/M_regfile_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_72_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_72
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_105_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_105
INFO: [Physopt 32-735] Processed net beta/sm/M_integer_one_q[14]_i_105_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.642 | TNS=-926.225 |
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[14]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3][1].  Did not re-place instance beta/sm/M_integer_one_q[14]_i_62
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_96
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_127
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/D[15].  Did not re-place instance beta/sm/M_integer_one_q[15]_i_2
INFO: [Physopt 32-702] Processed net beta/sm/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.642 | TNS=-926.225 |
Phase 3 Critical Path Optimization | Checksum: 11011698c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1486.453 ; gain = 9.125

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.642 | TNS=-926.225 |
INFO: [Physopt 32-662] Processed net beta/regfile/M_input_three_q[15].  Did not re-place instance beta/regfile/M_input_three_q_reg[15]
INFO: [Physopt 32-702] Processed net beta/regfile/M_input_three_q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_10
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_38
INFO: [Physopt 32-134] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_38_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_88
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[15]_i_88_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_integer_one_q[15]_i_124.  Did not re-place instance beta/regfile/M_integer_one_q[15]_i_93
INFO: [Physopt 32-134] Processed net beta/regfile/M_integer_one_q[15]_i_124. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net beta/regfile/M_integer_one_q[15]_i_124 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[5]_i_19_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_121
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[5]_i_19_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[5]_i_19_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[12]_i_13
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[12]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0.  Did not re-place instance beta/sm/M_integer_one_q[11]_i_14
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[11]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_21
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[10]_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0.  Did not re-place instance beta/sm/M_integer_one_q[9]_i_17
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[9]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_9
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_11
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[8]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[6]_i_15
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[6]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_9
INFO: [Physopt 32-572] Net beta/sm/M_integer_one_q[4]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_stage_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3]_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_2
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_op_one_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[14]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/M_stage_q_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3][1].  Did not re-place instance beta/sm/M_integer_one_q[14]_i_62
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_96
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_127
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/sm/D[15].  Did not re-place instance beta/sm/M_integer_one_q[15]_i_2
INFO: [Physopt 32-572] Net beta/sm/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/sm/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_input_three_q[15].  Did not re-place instance beta/regfile/M_input_three_q_reg[15]
INFO: [Physopt 32-702] Processed net beta/regfile/M_input_three_q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0.  Did not re-place instance beta/sm/FSM_sequential_M_state_q_reg[5]_rep
INFO: [Physopt 32-702] Processed net beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_10
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_38
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_88
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[15]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile/M_integer_one_q[15]_i_124.  Did not re-place instance beta/regfile/M_integer_one_q[15]_i_93
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[15]_i_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[5]_i_19_0.  Did not re-place instance beta/sm/M_integer_one_q[15]_i_121
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[5]_i_19_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0.  Did not re-place instance beta/sm/M_integer_one_q[12]_i_13
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[12]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0.  Did not re-place instance beta/sm/M_integer_one_q[11]_i_14
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0.  Did not re-place instance beta/sm/M_integer_one_q[10]_i_21
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0.  Did not re-place instance beta/sm/M_integer_one_q[9]_i_17
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_9
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_11
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[8]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0.  Did not re-place instance beta/sm/M_integer_one_q[6]_i_15
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0.  Did not re-place instance beta/sm/M_integer_one_q[4]_i_9
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3]_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_2
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_op_one_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile/M_integer_one_q[14]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_stage_q_reg[3][1].  Did not re-place instance beta/sm/M_integer_one_q[14]_i_62
INFO: [Physopt 32-702] Processed net beta/sm/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_96
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0.  Did not re-place instance beta/sm/M_integer_one_q[14]_i_127
INFO: [Physopt 32-702] Processed net beta/sm/M_integer_one_q[14]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/sm/D[15].  Did not re-place instance beta/sm/M_integer_one_q[15]_i_2
INFO: [Physopt 32-702] Processed net beta/sm/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.642 | TNS=-926.225 |
Phase 4 Critical Path Optimization | Checksum: 11011698c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1486.457 ; gain = 9.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1486.457 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.642 | TNS=-926.225 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.545  |         -7.657  |           28  |              0  |                    60  |           0  |           2  |  00:00:40  |
|  Total          |          0.545  |         -7.657  |           28  |              0  |                    60  |           0  |           3  |  00:00:40  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1486.457 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 198be741c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1486.457 ; gain = 9.129
INFO: [Common 17-83] Releasing license: Implementation
622 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1486.457 ; gain = 23.484
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1495.277 ; gain = 8.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus timer_sel[3:0] are not locked:  timer_sel[3] timer_sel[2]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c1be977b ConstDB: 0 ShapeSum: 91ac7529 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1be122b7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.363 ; gain = 85.094
Post Restoration Checksum: NetGraph: d5c98d76 NumContArr: e8489e07 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1be122b7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1593.363 ; gain = 85.094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1be122b7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1599.340 ; gain = 91.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1be122b7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1599.340 ; gain = 91.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 184f59e07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1608.777 ; gain = 100.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.222 | TNS=-836.025| WHS=-0.141 | THS=-7.839 |

Phase 2 Router Initialization | Checksum: 1a5fb6efd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1608.777 ; gain = 100.508

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2593
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2593
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eafa2732

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1611.703 ; gain = 103.434
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                 beta/sm/FSM_sequential_M_state_q_reg[7]/D|
|                    clk_0 |                    clk_0 |                                                                 beta/sm/FSM_sequential_M_state_q_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1192
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.898 | TNS=-1558.666| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d701591d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.703 ; gain = 103.434

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 775
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.430| TNS=-1712.247| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e574ec48

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.703 ; gain = 103.434
Phase 4 Rip-up And Reroute | Checksum: 1e574ec48

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.703 ; gain = 103.434

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1871231ef

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.703 ; gain = 103.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.818 | TNS=-1521.150| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17fe5e5b4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17fe5e5b4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1619.750 ; gain = 111.480
Phase 5 Delay and Skew Optimization | Checksum: 17fe5e5b4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11dc9e8e5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.803 | TNS=-1457.023| WHS=0.126  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11dc9e8e5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480
Phase 6 Post Hold Fix | Checksum: 11dc9e8e5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32321 %
  Global Horizontal Routing Utilization  = 1.38496 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19a935104

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19a935104

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17c903b09

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.803 | TNS=-1457.023| WHS=0.126  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17c903b09

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1619.750 ; gain = 111.480

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
641 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1619.750 ; gain = 124.473
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1622.629 ; gain = 2.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Yi Xian/Desktop/50.002 Computational Structures/1D/24 Game/work/vivado/24 Game/24 Game.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
653 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 2 out of 89 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: timer_sel[3], and timer_sel[2].
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 89 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: timer_sel[3], and timer_sel[2].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12793536 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
672 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2066.953 ; gain = 411.352
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 16:01:19 2020...
[Tue Dec  1 16:01:20 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:17 . Memory (MB): peak = 1013.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 16:01:20 2020...

Finished building project.
