#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 16 15:08:20 2025
# Process ID: 20256
# Current directory: C:/Users/senil/Documents/GitHub/Microprocessor_Design_Comp/Nanoprocessor_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22664 C:\Users\senil\Documents\GitHub\Microprocessor_Design_Comp\Nanoprocessor_Design\Nanoprocessor_Design.xpr
# Log file: C:/Users/senil/Documents/GitHub/Microprocessor_Design_Comp/Nanoprocessor_Design/vivado.log
# Journal file: C:/Users/senil/Documents/GitHub/Microprocessor_Design_Comp/Nanoprocessor_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/senil/Documents/GitHub/Microprocessor_Design_Comp/Nanoprocessor_Design/Nanoprocessor_Design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/Nanoprocessor_Design' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
WARNING: [Project 1-231] Project 'Nanoprocessor_Design.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
save_project_as Nanoprocessor {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_Bank' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Register_Bank_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Three_Bit_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_3_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Microprocessor_LUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Multi_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multi_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Multi_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multi_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multi_8_Way_4_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Program_Counterr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Register_Bank_behav xil_defaultlib.Register_Bank -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank
Built simulation snapshot Register_Bank_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/senil/Documents/Files/UoM/Academic/Sem -notrace
couldn't read file "C:/Users/senil/Documents/Files/UoM/Academic/Sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri May 16 15:14:03 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_Bank_behav -key {Behavioral:sim_1:Functional:Register_Bank} -tclbatch {Register_Bank.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Register_Bank.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_Bank_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.828 ; gain = 23.953
launch_runs impl_1 -jobs 10
[Fri May 16 15:14:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Fri May 16 15:14:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd}}
WARNING: [filemgmt 56-12] File 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd}}
file delete -force {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/3_Bit_Adder.vhd}
set_property top Nanoprocessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
add_files -norecurse C:/Users/senil/Desktop/3_Bit_Adder.vhd
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri May 16 15:23:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Fri May 16 15:23:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1755.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1755.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1885.742 ; gain = 955.492
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1885.742 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri May 16 15:40:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Fri May 16 15:40:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Lab 7/Lab 7.srcs/sources_1/new/D_FF.vhd}}
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri May 16 15:44:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Fri May 16 15:44:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1885.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1885.742 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1885.742 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.742 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri May 16 15:48:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Fri May 16 15:48:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1890.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1890.102 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.102 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.820 ; gain = 0.000
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new
file mkdir {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new}
close [ open {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd} w ]
add_files -fileset sim_1 {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd}}
file delete -force {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd} w ]
add_files -fileset sim_1 {{C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/Downloads/Program_Counterr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Desktop/3_Bit_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Three_Bit_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Lab 7/Lab 7.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_behav xil_defaultlib.Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi_8_Way_4_Bit [multi_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi_2_way_4_bit [multi_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi_2_way_3_bit [multi_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor
Built simulation snapshot Nanoprocessor_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/senil/Documents/Files/UoM/Academic/Sem -notrace
couldn't read file "C:/Users/senil/Documents/Files/UoM/Academic/Sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri May 16 17:06:57 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_behav -key {Behavioral:sim_1:Functional:Nanoprocessor} -tclbatch {Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2054.262 ; gain = 8.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_behav xil_defaultlib.Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_behav -key {Behavioral:sim_1:Functional:Nanoprocessor} -tclbatch {Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.125 ; gain = 0.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_behav xil_defaultlib.Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_behav -key {Behavioral:sim_1:Functional:Nanoprocessor} -tclbatch {Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_behav xil_defaultlib.Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_behav -key {Behavioral:sim_1:Functional:Nanoprocessor} -tclbatch {Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d77020c1748b4852ad7154e1483e3175 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_behav xil_defaultlib.Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_behav -key {Behavioral:sim_1:Functional:Nanoprocessor} -tclbatch {Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_design impl_1
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2060.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 18:21:02 2025...
