// Seed: 1146113182
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  logic id_6, id_7;
  assign id_7 = !id_5;
  assign id_4 = id_7;
endmodule
