read_verilog -sv ../top.v
proc
sim -vcd vcd.vcd top
