timestamp=1666365266265

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*550*1092

[~MFT]
0=5|0work.mgf|1092|0
1=3|1work.mgf|1312|0
3=6|3work.mgf|1734|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216cbc89d4ece85dc91e5905255cfe97d68

[half_add]
A/half_add=22|../design.sv|2|1*374
BinL64/half_add=3*174
R=../design.sv|2
SLP=3*501
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|7049830346278a89eb899a464cf833a2396dc709d4dee92603501f0084a540c3070035925bbadd2741c3dc48837da568

[tb]
A/tb=22|../testbench.sv|3|1*1312
BinL64/tb=3*686
R=../testbench.sv|3
SLP=3*1734
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa2610b5f8095d3d82768e288985ddf1f3

[~U]
$root=12|0*0|
half_add=12|0*182|
tb=12|0*384||0x10
