/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_QSPI_H
#define CSLR_QSPI_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for qspi_flash_apb_regs
**************************************************************************/
typedef struct {
    volatile Uint32 CONFIG_REG;
    volatile Uint32 DEV_INSTR_RD_CONFIG_REG;
    volatile Uint32 DEV_INSTR_WR_CONFIG_REG;
    volatile Uint32 DEV_DELAY_REG;
    volatile Uint32 RD_DATA_CAPTURE_REG;
    volatile Uint32 DEV_SIZE_CONFIG_REG;
    volatile Uint32 SRAM_PARTITION_CFG_REG;
    volatile Uint32 IND_AHB_ADDR_TRIGGER_REG;
    volatile Uint32 DMA_PERIPH_CONFIG_REG;
    volatile Uint32 REMAP_ADDR_REG;
    volatile Uint32 MODE_BIT_CONFIG_REG;
    volatile Uint32 SRAM_FILL_REG;
    volatile Uint32 TX_THRESH_REG;
    volatile Uint32 RX_THRESH_REG;
    volatile Uint32 WRITE_COMPLETION_CTRL_REG;
    volatile Uint32 NO_OF_POLLS_BEF_EXP_REG;
    volatile Uint32 IRQ_STATUS_REG;
    volatile Uint32 IRQ_MASK_REG;
    volatile Uint8  RSVD0[8];
    volatile Uint32 LOWER_WR_PROT_REG;
    volatile Uint32 UPPER_WR_PROT_REG;
    volatile Uint32 WR_PROT_CTRL_REG;
    volatile Uint8  RSVD1[4];
    volatile Uint32 INDIRECT_READ_XFER_CTRL_REG;
    volatile Uint32 INDIRECT_READ_XFER_WATERMARK_REG;
    volatile Uint32 INDIRECT_READ_XFER_START_REG;
    volatile Uint32 INDIRECT_READ_XFER_NUM_BYTES_REG;
    volatile Uint32 INDIRECT_WRITE_XFER_CTRL_REG;
    volatile Uint32 INDIRECT_WRITE_XFER_WATERMARK_REG;
    volatile Uint32 INDIRECT_WRITE_XFER_START_REG;
    volatile Uint32 INDIRECT_WRITE_XFER_NUM_BYTES_REG;
    volatile Uint8  RSVD2[16];
    volatile Uint32 FLASH_CMD_CTRL_REG;
    volatile Uint32 FLASH_CMD_ADDR_REG;
    volatile Uint8  RSVD3[8];
    volatile Uint32 FLASH_RD_DATA_LOWER_REG;
    volatile Uint32 FLASH_RD_DATA_UPPER_REG;
    volatile Uint32 FLASH_WR_DATA_LOWER_REG;
    volatile Uint32 FLASH_WR_DATA_UPPER_REG;
    volatile Uint32 POLLING_FLASH_STATUS_REG;
    volatile Uint8  RSVD4[72];
    volatile Uint32 MODULE_ID_REG;
} CSL_QspiRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* CONFIG_REG */
#define CSL_QSPI_CONFIG_REG                                     (0x0U)

/* DEV_INSTR_RD_CONFIG_REG */
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG                        (0x4U)

/* DEV_INSTR_WR_CONFIG_REG */
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG                        (0x8U)

/* " This register is used to introduce relative delays into the generation of
 * the master output signals. All timings are defined in cycles of the SPI
 * REFERENCE CLOCK/ext_clk, defined in this table as SPI master ref clock. " */
#define CSL_QSPI_DEV_DELAY_REG                                  (0xCU)

/* RD_DATA_CAPTURE_REG */
#define CSL_QSPI_RD_DATA_CAPTURE_REG                            (0x10U)

/* DEV_SIZE_CONFIG_REG */
#define CSL_QSPI_DEV_SIZE_CONFIG_REG                            (0x14U)

/* SRAM_PARTITION_CFG_REG */
#define CSL_QSPI_SRAM_PARTITION_CFG_REG                         (0x18U)

/* IND_AHB_ADDR_TRIGGER_REG */
#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG                       (0x1CU)

/* DMA_PERIPH_CONFIG_REG */
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG                          (0x20U)

/* REMAP_ADDR_REG */
#define CSL_QSPI_REMAP_ADDR_REG                                 (0x24U)

/* MODE_BIT_CONFIG_REG */
#define CSL_QSPI_MODE_BIT_CONFIG_REG                            (0x28U)

/* SRAM_FILL_REG */
#define CSL_QSPI_SRAM_FILL_REG                                  (0x2CU)

/* TX_THRESH_REG */
#define CSL_QSPI_TX_THRESH_REG                                  (0x30U)

/* "Device Instruction Configuration Register " */
#define CSL_QSPI_RX_THRESH_REG                                  (0x34U)

/* "This register defines how the controller will poll the device following a
 * write transfer" */
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG                      (0x38U)

/* NO_OF_POLLS_BEF_EXP_REG */
#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG                        (0x3CU)

/* " The status fields in this register are set when the described event
 * occurs and the interrupt is enabled in the mask register. When any of these
 * bit fields are set, the interrupt output is asserted high. The fields are
 * each cleared by writing a 1 to the field. Note that bit fields 6 thru 10
 * are only valid when legacy SPI mode is active. " */
#define CSL_QSPI_IRQ_STATUS_REG                                 (0x40U)

/* " 0 : the interrupt for the corresponding interrupt status register bit is
 * disabled. 1 : the interrupt for the corresponding interrupt status register
 * bit is enabled. " */
#define CSL_QSPI_IRQ_MASK_REG                                   (0x44U)

/* LOWER_WR_PROT_REG */
#define CSL_QSPI_LOWER_WR_PROT_REG                              (0x50U)

/* UPPER_WR_PROT_REG */
#define CSL_QSPI_UPPER_WR_PROT_REG                              (0x54U)

/* WR_PROT_CTRL_REG */
#define CSL_QSPI_WR_PROT_CTRL_REG                               (0x58U)

/* INDIRECT_READ_XFER_CTRL_REG */
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG                    (0x60U)

/* INDIRECT_READ_XFER_WATERMARK_REG */
#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG               (0x64U)

/* INDIRECT_READ_XFER_START_REG */
#define CSL_QSPI_INDIRECT_READ_XFER_START_REG                   (0x68U)

/* INDIRECT_READ_XFER_NUM_BYTES_REG */
#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG               (0x6CU)

/* INDIRECT_WRITE_XFER_CTRL_REG */
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG                   (0x70U)

/* INDIRECT_WRITE_XFER_WATERMARK_REG */
#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG              (0x74U)

/* INDIRECT_WRITE_XFER_START_REG */
#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG                  (0x78U)

/* INDIRECT_WRITE_XFER_NUM_BYTES_REG */
#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG              (0x7CU)

/* FLASH_CMD_CTRL_REG */
#define CSL_QSPI_FLASH_CMD_CTRL_REG                             (0x90U)

/* FLASH_CMD_ADDR_REG */
#define CSL_QSPI_FLASH_CMD_ADDR_REG                             (0x94U)

/* FLASH_RD_DATA_LOWER_REG */
#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG                        (0xA0U)

/* "Device Instruction Configuration Register " */
#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG                        (0xA4U)

/* FLASH_WR_DATA_LOWER_REG */
#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG                        (0xA8U)

/* FLASH_WR_DATA_UPPER_REG */
#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG                        (0xACU)

/* POLLING_FLASH_STATUS_REG */
#define CSL_QSPI_POLLING_FLASH_STATUS_REG                       (0xB0U)

/* MODULE_ID_REG */
#define CSL_QSPI_MODULE_ID_REG                                  (0xFCU)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CONFIG_REG */

#define CSL_QSPI_CONFIG_REG_ENB_QSPI_FLD_MASK                   (0x00000001U)
#define CSL_QSPI_CONFIG_REG_ENB_QSPI_FLD_SHIFT                  (0U)
#define CSL_QSPI_CONFIG_REG_ENB_QSPI_FLD_RESETVAL               (0x00000001U)
#define CSL_QSPI_CONFIG_REG_ENB_QSPI_FLD_MAX                    (0x00000001U)

#define CSL_QSPI_CONFIG_REG_SEL_CLK_POL_FLD_MASK                (0x00000002U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_POL_FLD_SHIFT               (1U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_POL_FLD_RESETVAL            (0x00000000U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_POL_FLD_MAX                 (0x00000001U)

#define CSL_QSPI_CONFIG_REG_SEL_CLK_PHASE_FLD_MASK              (0x00000004U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_PHASE_FLD_SHIFT             (2U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_PHASE_FLD_RESETVAL          (0x00000000U)
#define CSL_QSPI_CONFIG_REG_SEL_CLK_PHASE_FLD_MAX               (0x00000001U)

#define CSL_QSPI_CONFIG_REG_CONFIG_RESV1_FLD_MASK               (0x00000078U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV1_FLD_SHIFT              (3U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV1_FLD_RESETVAL           (0x00000000U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV1_FLD_MAX                (0x0000000fU)

#define CSL_QSPI_CONFIG_REG_ENB_DIR_ACC_CTLR_FLD_MASK           (0x00000080U)
#define CSL_QSPI_CONFIG_REG_ENB_DIR_ACC_CTLR_FLD_SHIFT          (7U)
#define CSL_QSPI_CONFIG_REG_ENB_DIR_ACC_CTLR_FLD_RESETVAL       (0x00000001U)
#define CSL_QSPI_CONFIG_REG_ENB_DIR_ACC_CTLR_FLD_MAX            (0x00000001U)

#define CSL_QSPI_CONFIG_REG_ENB_LEGACY_IP_MODE_FLD_MASK         (0x00000100U)
#define CSL_QSPI_CONFIG_REG_ENB_LEGACY_IP_MODE_FLD_SHIFT        (8U)
#define CSL_QSPI_CONFIG_REG_ENB_LEGACY_IP_MODE_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENB_LEGACY_IP_MODE_FLD_MAX          (0x00000001U)

#define CSL_QSPI_CONFIG_REG_PERIPH_SEL_DEC_FLD_MASK             (0x00000200U)
#define CSL_QSPI_CONFIG_REG_PERIPH_SEL_DEC_FLD_SHIFT            (9U)
#define CSL_QSPI_CONFIG_REG_PERIPH_SEL_DEC_FLD_RESETVAL         (0x00000000U)
#define CSL_QSPI_CONFIG_REG_PERIPH_SEL_DEC_FLD_MAX              (0x00000001U)

#define CSL_QSPI_CONFIG_REG_PERIPH_CS_LINES_FLD_MASK            (0x00003C00U)
#define CSL_QSPI_CONFIG_REG_PERIPH_CS_LINES_FLD_SHIFT           (10U)
#define CSL_QSPI_CONFIG_REG_PERIPH_CS_LINES_FLD_RESETVAL        (0x00000000U)
#define CSL_QSPI_CONFIG_REG_PERIPH_CS_LINES_FLD_MAX             (0x0000000fU)

#define CSL_QSPI_CONFIG_REG_WR_PROT_FLASH_FLD_MASK              (0x00004000U)
#define CSL_QSPI_CONFIG_REG_WR_PROT_FLASH_FLD_SHIFT             (14U)
#define CSL_QSPI_CONFIG_REG_WR_PROT_FLASH_FLD_RESETVAL          (0x00000000U)
#define CSL_QSPI_CONFIG_REG_WR_PROT_FLASH_FLD_MAX               (0x00000001U)

#define CSL_QSPI_CONFIG_REG_ENB_DMA_IF_FLD_MASK                 (0x00008000U)
#define CSL_QSPI_CONFIG_REG_ENB_DMA_IF_FLD_SHIFT                (15U)
#define CSL_QSPI_CONFIG_REG_ENB_DMA_IF_FLD_RESETVAL             (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENB_DMA_IF_FLD_MAX                  (0x00000001U)

#define CSL_QSPI_CONFIG_REG_ENB_AHB_ADDR_REMAP_FLD_MASK         (0x00010000U)
#define CSL_QSPI_CONFIG_REG_ENB_AHB_ADDR_REMAP_FLD_SHIFT        (16U)
#define CSL_QSPI_CONFIG_REG_ENB_AHB_ADDR_REMAP_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENB_AHB_ADDR_REMAP_FLD_MAX          (0x00000001U)

#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_FLD_MASK             (0x00020000U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_FLD_SHIFT            (17U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_FLD_RESETVAL         (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_FLD_MAX              (0x00000001U)

#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_IMM_FLD_MASK         (0x00040000U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_IMM_FLD_SHIFT        (18U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_IMM_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENTER_XIP_MODE_IMM_FLD_MAX          (0x00000001U)

#define CSL_QSPI_CONFIG_REG_MSTR_BAUD_DIV_FLD_MASK              (0x00780000U)
#define CSL_QSPI_CONFIG_REG_MSTR_BAUD_DIV_FLD_SHIFT             (19U)
#define CSL_QSPI_CONFIG_REG_MSTR_BAUD_DIV_FLD_RESETVAL          (0x0000000fU)
#define CSL_QSPI_CONFIG_REG_MSTR_BAUD_DIV_FLD_MAX               (0x0000000fU)

#define CSL_QSPI_CONFIG_REG_ENABLE_AHB_DECODER_FLD_MASK         (0x00800000U)
#define CSL_QSPI_CONFIG_REG_ENABLE_AHB_DECODER_FLD_SHIFT        (23U)
#define CSL_QSPI_CONFIG_REG_ENABLE_AHB_DECODER_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_CONFIG_REG_ENABLE_AHB_DECODER_FLD_MAX          (0x00000001U)

#define CSL_QSPI_CONFIG_REG_CONFIG_RESV2_FLD_MASK               (0x7F000000U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV2_FLD_SHIFT              (24U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV2_FLD_RESETVAL           (0x00000000U)
#define CSL_QSPI_CONFIG_REG_CONFIG_RESV2_FLD_MAX                (0x0000007fU)

#define CSL_QSPI_CONFIG_REG_QSPI_IDLE_FLD_MASK                  (0x80000000U)
#define CSL_QSPI_CONFIG_REG_QSPI_IDLE_FLD_SHIFT                 (31U)
#define CSL_QSPI_CONFIG_REG_QSPI_IDLE_FLD_RESETVAL              (0x00000001U)
#define CSL_QSPI_CONFIG_REG_QSPI_IDLE_FLD_MAX                   (0x00000001U)

#define CSL_QSPI_CONFIG_REG_RESETVAL                            (0x80780081U)

/* DEV_INSTR_RD_CONFIG_REG */

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_OPCODE_NON_XIP_FLD_MASK  (0x000000FFU)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_OPCODE_NON_XIP_FLD_SHIFT  (0U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_OPCODE_NON_XIP_FLD_RESETVAL  (0x00000003U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_OPCODE_NON_XIP_FLD_MAX  (0x000000ffU)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_INSTR_TYPE_FLD_MASK    (0x00000300U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_INSTR_TYPE_FLD_SHIFT   (8U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_INSTR_TYPE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_INSTR_TYPE_FLD_MAX     (0x00000003U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DDR_EN_FLD_MASK        (0x00000400U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DDR_EN_FLD_SHIFT       (10U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DDR_EN_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DDR_EN_FLD_MAX         (0x00000001U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV1_FLD_MASK  (0x00000800U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV1_FLD_SHIFT  (11U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV1_FLD_MAX  (0x00000001U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_MASK  (0x00003000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_SHIFT  (12U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV2_FLD_MASK  (0x0000C000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV2_FLD_SHIFT  (14U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV2_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_MASK  (0x00030000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_SHIFT  (16U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV3_FLD_MASK  (0x000C0000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV3_FLD_SHIFT  (18U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV3_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV3_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_MODE_BIT_ENABLE_FLD_MASK  (0x00100000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_MODE_BIT_ENABLE_FLD_SHIFT  (20U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_MODE_BIT_ENABLE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_MODE_BIT_ENABLE_FLD_MAX  (0x00000001U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV4_FLD_MASK  (0x00E00000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV4_FLD_SHIFT  (21U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV4_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV4_FLD_MAX  (0x00000007U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DUMMY_RD_CLK_CYCLES_FLD_MASK  (0x1F000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DUMMY_RD_CLK_CYCLES_FLD_SHIFT  (24U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DUMMY_RD_CLK_CYCLES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_DUMMY_RD_CLK_CYCLES_FLD_MAX  (0x0000001fU)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV5_FLD_MASK  (0xE0000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV5_FLD_SHIFT  (29U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV5_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RD_INSTR_RESV5_FLD_MAX  (0x00000007U)

#define CSL_QSPI_DEV_INSTR_RD_CONFIG_REG_RESETVAL               (0x00000003U)

/* DEV_INSTR_WR_CONFIG_REG */

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_OPCODE_FLD_MASK     (0x000000FFU)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_OPCODE_FLD_SHIFT    (0U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_OPCODE_FLD_RESETVAL  (0x00000002U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_OPCODE_FLD_MAX      (0x000000ffU)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WEL_DIS_FLD_MASK       (0x00000100U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WEL_DIS_FLD_SHIFT      (8U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WEL_DIS_FLD_RESETVAL   (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WEL_DIS_FLD_MAX        (0x00000001U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV1_FLD_MASK  (0x00000E00U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV1_FLD_SHIFT  (9U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV1_FLD_MAX  (0x00000007U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_MASK  (0x00003000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_SHIFT  (12U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_ADDR_XFER_TYPE_STD_MODE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV2_FLD_MASK  (0x0000C000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV2_FLD_SHIFT  (14U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV2_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_MASK  (0x00030000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_SHIFT  (16U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DATA_XFER_TYPE_EXT_MODE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV3_FLD_MASK  (0x00FC0000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV3_FLD_SHIFT  (18U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV3_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV3_FLD_MAX  (0x0000003fU)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DUMMY_WR_CLK_CYCLES_FLD_MASK  (0x1F000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DUMMY_WR_CLK_CYCLES_FLD_SHIFT  (24U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DUMMY_WR_CLK_CYCLES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_DUMMY_WR_CLK_CYCLES_FLD_MAX  (0x0000001fU)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV4_FLD_MASK  (0xE0000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV4_FLD_SHIFT  (29U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV4_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_WR_INSTR_RESV4_FLD_MAX  (0x00000007U)

#define CSL_QSPI_DEV_INSTR_WR_CONFIG_REG_RESETVAL               (0x00000002U)

/* DEV_DELAY_REG */

#define CSL_QSPI_DEV_DELAY_REG_D_INIT_FLD_MASK                  (0x000000FFU)
#define CSL_QSPI_DEV_DELAY_REG_D_INIT_FLD_SHIFT                 (0U)
#define CSL_QSPI_DEV_DELAY_REG_D_INIT_FLD_RESETVAL              (0x00000000U)
#define CSL_QSPI_DEV_DELAY_REG_D_INIT_FLD_MAX                   (0x000000ffU)

#define CSL_QSPI_DEV_DELAY_REG_D_AFTER_FLD_MASK                 (0x0000FF00U)
#define CSL_QSPI_DEV_DELAY_REG_D_AFTER_FLD_SHIFT                (8U)
#define CSL_QSPI_DEV_DELAY_REG_D_AFTER_FLD_RESETVAL             (0x00000000U)
#define CSL_QSPI_DEV_DELAY_REG_D_AFTER_FLD_MAX                  (0x000000ffU)

#define CSL_QSPI_DEV_DELAY_REG_D_BTWN_FLD_MASK                  (0x00FF0000U)
#define CSL_QSPI_DEV_DELAY_REG_D_BTWN_FLD_SHIFT                 (16U)
#define CSL_QSPI_DEV_DELAY_REG_D_BTWN_FLD_RESETVAL              (0x00000000U)
#define CSL_QSPI_DEV_DELAY_REG_D_BTWN_FLD_MAX                   (0x000000ffU)

#define CSL_QSPI_DEV_DELAY_REG_D_NSS_FLD_MASK                   (0xFF000000U)
#define CSL_QSPI_DEV_DELAY_REG_D_NSS_FLD_SHIFT                  (24U)
#define CSL_QSPI_DEV_DELAY_REG_D_NSS_FLD_RESETVAL               (0x00000000U)
#define CSL_QSPI_DEV_DELAY_REG_D_NSS_FLD_MAX                    (0x000000ffU)

#define CSL_QSPI_DEV_DELAY_REG_RESETVAL                         (0x00000000U)

/* RD_DATA_CAPTURE_REG */

#define CSL_QSPI_RD_DATA_CAPTURE_REG_BYPASS_FLD_MASK            (0x00000001U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_BYPASS_FLD_SHIFT           (0U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_BYPASS_FLD_RESETVAL        (0x00000001U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_BYPASS_FLD_MAX             (0x00000001U)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_DELAY_FLD_MASK             (0x0000001EU)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DELAY_FLD_SHIFT            (1U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DELAY_FLD_RESETVAL         (0x00000000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DELAY_FLD_MAX              (0x0000000fU)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_SAMPLE_EDGE_SEL_FLD_MASK   (0x00000020U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_SAMPLE_EDGE_SEL_FLD_SHIFT  (5U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_SAMPLE_EDGE_SEL_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_SAMPLE_EDGE_SEL_FLD_MAX    (0x00000001U)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV1_FLD_MASK     (0x0000FFC0U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV1_FLD_SHIFT    (6U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV1_FLD_MAX      (0x000003ffU)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_DDR_READ_DELAY_FLD_MASK    (0x000F0000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DDR_READ_DELAY_FLD_SHIFT   (16U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DDR_READ_DELAY_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_DDR_READ_DELAY_FLD_MAX     (0x0000000fU)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV2_FLD_MASK     (0xFFF00000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV2_FLD_SHIFT    (20U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_RD_DATA_CAPTURE_REG_RD_DATA_RESV2_FLD_MAX      (0x00000fffU)

#define CSL_QSPI_RD_DATA_CAPTURE_REG_RESETVAL                   (0x00000001U)

/* DEV_SIZE_CONFIG_REG */

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_NUM_ADDR_BYTES_FLD_MASK    (0x0000000FU)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_NUM_ADDR_BYTES_FLD_SHIFT   (0U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_NUM_ADDR_BYTES_FLD_RESETVAL  (0x00000002U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_NUM_ADDR_BYTES_FLD_MAX     (0x0000000fU)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_DEVICE_PAGE_FLD_MASK  (0x0000FFF0U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_DEVICE_PAGE_FLD_SHIFT  (4U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_DEVICE_PAGE_FLD_RESETVAL  (0x00000100U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_DEVICE_PAGE_FLD_MAX  (0x00000fffU)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_SUBSECTOR_FLD_MASK  (0x001F0000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_SUBSECTOR_FLD_SHIFT  (16U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_SUBSECTOR_FLD_RESETVAL  (0x00000010U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_BYTES_PER_SUBSECTOR_FLD_MAX  (0x0000001fU)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS0_FLD_MASK   (0x00600000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS0_FLD_SHIFT  (21U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS0_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS0_FLD_MAX    (0x00000003U)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS1_FLD_MASK   (0x01800000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS1_FLD_SHIFT  (23U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS1_FLD_MAX    (0x00000003U)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS2_FLD_MASK   (0x06000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS2_FLD_SHIFT  (25U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS2_FLD_MAX    (0x00000003U)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS3_FLD_MASK   (0x18000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS3_FLD_SHIFT  (27U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS3_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_MEM_SIZE_ON_CS3_FLD_MAX    (0x00000003U)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_DEV_SIZE_RESV_FLD_MASK     (0xE0000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_DEV_SIZE_RESV_FLD_SHIFT    (29U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_DEV_SIZE_RESV_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DEV_SIZE_CONFIG_REG_DEV_SIZE_RESV_FLD_MAX      (0x00000007U)

#define CSL_QSPI_DEV_SIZE_CONFIG_REG_RESETVAL                   (0x00101002U)

/* SRAM_PARTITION_CFG_REG */

#define CSL_QSPI_SRAM_PARTITION_CFG_REG_ADDR_FLD_MASK           (0x000000FFU)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_ADDR_FLD_SHIFT          (0U)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_ADDR_FLD_RESETVAL       (0x00000080U)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_ADDR_FLD_MAX            (0x000000ffU)

#define CSL_QSPI_SRAM_PARTITION_CFG_REG_SRAM_PARTITION_RESV_FLD_MASK  (0xFFFFFF00U)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_SRAM_PARTITION_RESV_FLD_SHIFT  (8U)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_SRAM_PARTITION_RESV_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_SRAM_PARTITION_CFG_REG_SRAM_PARTITION_RESV_FLD_MAX  (0x00ffffffU)

#define CSL_QSPI_SRAM_PARTITION_CFG_REG_RESETVAL                (0x00000080U)

/* IND_AHB_ADDR_TRIGGER_REG */

#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG_ADDR_FLD_MASK         (0xFFFFFFFFU)
#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG_ADDR_FLD_SHIFT        (0U)
#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG_ADDR_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG_ADDR_FLD_MAX          (0xffffffffU)

#define CSL_QSPI_IND_AHB_ADDR_TRIGGER_REG_RESETVAL              (0x00000000U)

/* DMA_PERIPH_CONFIG_REG */

#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_SINGLE_REQ_BYTES_FLD_MASK  (0x0000000FU)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_SINGLE_REQ_BYTES_FLD_SHIFT  (0U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_SINGLE_REQ_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_SINGLE_REQ_BYTES_FLD_MAX  (0x0000000fU)

#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV1_FLD_MASK  (0x000000F0U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV1_FLD_SHIFT  (4U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV1_FLD_MAX  (0x0000000fU)

#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_BURST_REQ_BYTES_FLD_MASK  (0x00000F00U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_BURST_REQ_BYTES_FLD_SHIFT  (8U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_BURST_REQ_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_NUM_BURST_REQ_BYTES_FLD_MAX  (0x0000000fU)

#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV2_FLD_MASK  (0xFFFFF000U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV2_FLD_SHIFT  (12U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_DMA_PERIPH_RESV2_FLD_MAX  (0x000fffffU)

#define CSL_QSPI_DMA_PERIPH_CONFIG_REG_RESETVAL                 (0x00000000U)

/* REMAP_ADDR_REG */

#define CSL_QSPI_REMAP_ADDR_REG_VALUE_FLD_MASK                  (0xFFFFFFFFU)
#define CSL_QSPI_REMAP_ADDR_REG_VALUE_FLD_SHIFT                 (0U)
#define CSL_QSPI_REMAP_ADDR_REG_VALUE_FLD_RESETVAL              (0x00000000U)
#define CSL_QSPI_REMAP_ADDR_REG_VALUE_FLD_MAX                   (0xffffffffU)

#define CSL_QSPI_REMAP_ADDR_REG_RESETVAL                        (0x00000000U)

/* MODE_BIT_CONFIG_REG */

#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_FLD_MASK              (0x000000FFU)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_FLD_SHIFT             (0U)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_FLD_RESETVAL          (0x00000000U)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_FLD_MAX               (0x000000ffU)

#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_RESV_FLD_MASK         (0xFFFFFF00U)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_RESV_FLD_SHIFT        (8U)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_RESV_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_MODE_BIT_CONFIG_REG_MODE_RESV_FLD_MAX          (0x00ffffffU)

#define CSL_QSPI_MODE_BIT_CONFIG_REG_RESETVAL                   (0x00000000U)

/* SRAM_FILL_REG */

#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_READ_FLD_MASK    (0x0000FFFFU)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_READ_FLD_SHIFT   (0U)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_READ_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_READ_FLD_MAX     (0x0000ffffU)

#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_WRITE_FLD_MASK   (0xFFFF0000U)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_WRITE_FLD_SHIFT  (16U)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_WRITE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_SRAM_FILL_REG_SRAM_FILL_INDAC_WRITE_FLD_MAX    (0x0000ffffU)

#define CSL_QSPI_SRAM_FILL_REG_RESETVAL                         (0x00000000U)

/* TX_THRESH_REG */

#define CSL_QSPI_TX_THRESH_REG_LEVEL_FLD_MASK                   (0x0000000FU)
#define CSL_QSPI_TX_THRESH_REG_LEVEL_FLD_SHIFT                  (0U)
#define CSL_QSPI_TX_THRESH_REG_LEVEL_FLD_RESETVAL               (0x00000001U)
#define CSL_QSPI_TX_THRESH_REG_LEVEL_FLD_MAX                    (0x0000000fU)

#define CSL_QSPI_TX_THRESH_REG_TX_THRESH_RESV_FLD_MASK          (0xFFFFFFF0U)
#define CSL_QSPI_TX_THRESH_REG_TX_THRESH_RESV_FLD_SHIFT         (4U)
#define CSL_QSPI_TX_THRESH_REG_TX_THRESH_RESV_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_TX_THRESH_REG_TX_THRESH_RESV_FLD_MAX           (0x0fffffffU)

#define CSL_QSPI_TX_THRESH_REG_RESETVAL                         (0x00000001U)

/* RX_THRESH_REG */

#define CSL_QSPI_RX_THRESH_REG_LEVEL_FLD_MASK                   (0x0000000FU)
#define CSL_QSPI_RX_THRESH_REG_LEVEL_FLD_SHIFT                  (0U)
#define CSL_QSPI_RX_THRESH_REG_LEVEL_FLD_RESETVAL               (0x00000001U)
#define CSL_QSPI_RX_THRESH_REG_LEVEL_FLD_MAX                    (0x0000000fU)

#define CSL_QSPI_RX_THRESH_REG_RX_THRESH_RESV_FLD_MASK          (0xFFFFFFF0U)
#define CSL_QSPI_RX_THRESH_REG_RX_THRESH_RESV_FLD_SHIFT         (4U)
#define CSL_QSPI_RX_THRESH_REG_RX_THRESH_RESV_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_RX_THRESH_REG_RX_THRESH_RESV_FLD_MAX           (0x0fffffffU)

#define CSL_QSPI_RX_THRESH_REG_RESETVAL                         (0x00000001U)

/* WRITE_COMPLETION_CTRL_REG */

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_OPCODE_FLD_MASK      (0x000000FFU)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_OPCODE_FLD_SHIFT     (0U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_OPCODE_FLD_RESETVAL  (0x00000005U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_OPCODE_FLD_MAX       (0x000000ffU)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_BIT_INDEX_FLD_MASK  (0x00000700U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_BIT_INDEX_FLD_SHIFT  (8U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_BIT_INDEX_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_BIT_INDEX_FLD_MAX  (0x00000007U)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV2_FLD_MASK  (0x00001800U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV2_FLD_SHIFT  (11U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV2_FLD_MAX  (0x00000003U)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_POLARITY_FLD_MASK  (0x00002000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_POLARITY_FLD_SHIFT  (13U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_POLARITY_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLLING_POLARITY_FLD_MAX  (0x00000001U)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_DISABLE_POLLING_FLD_MASK  (0x00004000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_DISABLE_POLLING_FLD_SHIFT  (14U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_DISABLE_POLLING_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_DISABLE_POLLING_FLD_MAX  (0x00000001U)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV1_FLD_MASK  (0x00008000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV1_FLD_SHIFT  (15U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_WR_COMP_CTRL_RESV1_FLD_MAX  (0x00000001U)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_COUNT_FLD_MASK  (0x00FF0000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_COUNT_FLD_SHIFT  (16U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_COUNT_FLD_RESETVAL  (0x00000001U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_COUNT_FLD_MAX   (0x000000ffU)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_REP_DELAY_FLD_MASK  (0xFF000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_REP_DELAY_FLD_SHIFT  (24U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_REP_DELAY_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_POLL_REP_DELAY_FLD_MAX  (0x000000ffU)

#define CSL_QSPI_WRITE_COMPLETION_CTRL_REG_RESETVAL             (0x00010005U)

/* NO_OF_POLLS_BEF_EXP_REG */

#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG_NO_OF_POLLS_BEF_EXP_FLD_MASK  (0xFFFFFFFFU)
#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG_NO_OF_POLLS_BEF_EXP_FLD_SHIFT  (0U)
#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG_NO_OF_POLLS_BEF_EXP_FLD_RESETVAL  (0xffffffffU)
#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG_NO_OF_POLLS_BEF_EXP_FLD_MAX  (0xffffffffU)

#define CSL_QSPI_NO_OF_POLLS_BEF_EXP_REG_RESETVAL               (0xffffffffU)

/* IRQ_STATUS_REG */

#define CSL_QSPI_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MASK            (0x00000001U)
#define CSL_QSPI_IRQ_STATUS_REG_MODE_M_FAIL_FLD_SHIFT           (0U)
#define CSL_QSPI_IRQ_STATUS_REG_MODE_M_FAIL_FLD_RESETVAL        (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MAX             (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MASK          (0x00000002U)
#define CSL_QSPI_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_SHIFT         (1U)
#define CSL_QSPI_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MAX           (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MASK       (0x00000004U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_SHIFT      (2U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_RESETVAL   (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MAX        (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MASK   (0x00000008U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_SHIFT  (3U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MAX    (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MASK        (0x00000010U)
#define CSL_QSPI_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_SHIFT       (4U)
#define CSL_QSPI_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MAX         (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MASK     (0x00000020U)
#define CSL_QSPI_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_SHIFT    (5U)
#define CSL_QSPI_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MAX      (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MASK  (0x00000040U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_SHIFT  (6U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MAX  (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MASK          (0x00000080U)
#define CSL_QSPI_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_SHIFT         (7U)
#define CSL_QSPI_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MAX           (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MASK       (0x00000100U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_SHIFT      (8U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_RESETVAL   (0x00000001U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MAX        (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MASK           (0x00000200U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_SHIFT          (9U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MAX            (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MASK      (0x00000400U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_SHIFT     (10U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MAX       (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MASK           (0x00000800U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_SHIFT          (11U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MAX            (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MASK        (0x00001000U)
#define CSL_QSPI_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_SHIFT       (12U)
#define CSL_QSPI_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MAX         (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MASK           (0x00002000U)
#define CSL_QSPI_IRQ_STATUS_REG_POLL_EXP_INT_FLD_SHIFT          (13U)
#define CSL_QSPI_IRQ_STATUS_REG_POLL_EXP_INT_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MAX            (0x00000001U)

#define CSL_QSPI_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MASK          (0xFFFFC000U)
#define CSL_QSPI_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_SHIFT         (14U)
#define CSL_QSPI_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MAX           (0x0003ffffU)

#define CSL_QSPI_IRQ_STATUS_REG_RESETVAL                        (0x00000100U)

/* IRQ_MASK_REG */

#define CSL_QSPI_IRQ_MASK_REG_MODE_M_FAIL_MASK_FLD_MASK         (0x00000001U)
#define CSL_QSPI_IRQ_MASK_REG_MODE_M_FAIL_MASK_FLD_SHIFT        (0U)
#define CSL_QSPI_IRQ_MASK_REG_MODE_M_FAIL_MASK_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_MODE_M_FAIL_MASK_FLD_MAX          (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_UNDERFLOW_DET_MASK_FLD_MASK       (0x00000002U)
#define CSL_QSPI_IRQ_MASK_REG_UNDERFLOW_DET_MASK_FLD_SHIFT      (1U)
#define CSL_QSPI_IRQ_MASK_REG_UNDERFLOW_DET_MASK_FLD_RESETVAL   (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_UNDERFLOW_DET_MASK_FLD_MAX        (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_OP_DONE_MASK_FLD_MASK    (0x00000004U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_OP_DONE_MASK_FLD_SHIFT   (2U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_OP_DONE_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_OP_DONE_MASK_FLD_MAX     (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_READ_REJECT_MASK_FLD_MASK  (0x00000008U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_READ_REJECT_MASK_FLD_SHIFT  (3U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_READ_REJECT_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_READ_REJECT_MASK_FLD_MAX  (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_PROT_WR_ATTEMPT_MASK_FLD_MASK     (0x00000010U)
#define CSL_QSPI_IRQ_MASK_REG_PROT_WR_ATTEMPT_MASK_FLD_SHIFT    (4U)
#define CSL_QSPI_IRQ_MASK_REG_PROT_WR_ATTEMPT_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_PROT_WR_ATTEMPT_MASK_FLD_MAX      (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_ILLEGAL_ACCESS_DET_MASK_FLD_MASK  (0x00000020U)
#define CSL_QSPI_IRQ_MASK_REG_ILLEGAL_ACCESS_DET_MASK_FLD_SHIFT  (5U)
#define CSL_QSPI_IRQ_MASK_REG_ILLEGAL_ACCESS_DET_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_ILLEGAL_ACCESS_DET_MASK_FLD_MAX   (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_XFER_LEVEL_BREACH_MASK_FLD_MASK  (0x00000040U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_XFER_LEVEL_BREACH_MASK_FLD_SHIFT  (6U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_XFER_LEVEL_BREACH_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_INDIRECT_XFER_LEVEL_BREACH_MASK_FLD_MAX  (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_RECV_OVERFLOW_MASK_FLD_MASK       (0x00000080U)
#define CSL_QSPI_IRQ_MASK_REG_RECV_OVERFLOW_MASK_FLD_SHIFT      (7U)
#define CSL_QSPI_IRQ_MASK_REG_RECV_OVERFLOW_MASK_FLD_RESETVAL   (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_RECV_OVERFLOW_MASK_FLD_MAX        (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_NOT_FULL_MASK_FLD_MASK    (0x00000100U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_NOT_FULL_MASK_FLD_SHIFT   (8U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_NOT_FULL_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_NOT_FULL_MASK_FLD_MAX     (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_FULL_MASK_FLD_MASK        (0x00000200U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_FULL_MASK_FLD_SHIFT       (9U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_FULL_MASK_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_TX_FIFO_FULL_MASK_FLD_MAX         (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_NOT_EMPTY_MASK_FLD_MASK   (0x00000400U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_NOT_EMPTY_MASK_FLD_SHIFT  (10U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_NOT_EMPTY_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_NOT_EMPTY_MASK_FLD_MAX    (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_FULL_MASK_FLD_MASK        (0x00000800U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_FULL_MASK_FLD_SHIFT       (11U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_FULL_MASK_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_RX_FIFO_FULL_MASK_FLD_MAX         (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_INDRD_SRAM_FULL_MASK_FLD_MASK     (0x00001000U)
#define CSL_QSPI_IRQ_MASK_REG_INDRD_SRAM_FULL_MASK_FLD_SHIFT    (12U)
#define CSL_QSPI_IRQ_MASK_REG_INDRD_SRAM_FULL_MASK_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_INDRD_SRAM_FULL_MASK_FLD_MAX      (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_POLL_EXP_INT_MASK_FLD_MASK        (0x00002000U)
#define CSL_QSPI_IRQ_MASK_REG_POLL_EXP_INT_MASK_FLD_SHIFT       (13U)
#define CSL_QSPI_IRQ_MASK_REG_POLL_EXP_INT_MASK_FLD_RESETVAL    (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_POLL_EXP_INT_MASK_FLD_MAX         (0x00000001U)

#define CSL_QSPI_IRQ_MASK_REG_IRQ_MASK_RESV_FLD_MASK            (0xFFFFC000U)
#define CSL_QSPI_IRQ_MASK_REG_IRQ_MASK_RESV_FLD_SHIFT           (14U)
#define CSL_QSPI_IRQ_MASK_REG_IRQ_MASK_RESV_FLD_RESETVAL        (0x00000000U)
#define CSL_QSPI_IRQ_MASK_REG_IRQ_MASK_RESV_FLD_MAX             (0x0003ffffU)

#define CSL_QSPI_IRQ_MASK_REG_RESETVAL                          (0x00000000U)

/* LOWER_WR_PROT_REG */

#define CSL_QSPI_LOWER_WR_PROT_REG_SUBSECTOR_FLD_MASK           (0xFFFFFFFFU)
#define CSL_QSPI_LOWER_WR_PROT_REG_SUBSECTOR_FLD_SHIFT          (0U)
#define CSL_QSPI_LOWER_WR_PROT_REG_SUBSECTOR_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_LOWER_WR_PROT_REG_SUBSECTOR_FLD_MAX            (0xffffffffU)

#define CSL_QSPI_LOWER_WR_PROT_REG_RESETVAL                     (0x00000000U)

/* UPPER_WR_PROT_REG */

#define CSL_QSPI_UPPER_WR_PROT_REG_SUBSECTOR_FLD_MASK           (0xFFFFFFFFU)
#define CSL_QSPI_UPPER_WR_PROT_REG_SUBSECTOR_FLD_SHIFT          (0U)
#define CSL_QSPI_UPPER_WR_PROT_REG_SUBSECTOR_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_UPPER_WR_PROT_REG_SUBSECTOR_FLD_MAX            (0xffffffffU)

#define CSL_QSPI_UPPER_WR_PROT_REG_RESETVAL                     (0x00000000U)

/* WR_PROT_CTRL_REG */

#define CSL_QSPI_WR_PROT_CTRL_REG_INV_FLD_MASK                  (0x00000001U)
#define CSL_QSPI_WR_PROT_CTRL_REG_INV_FLD_SHIFT                 (0U)
#define CSL_QSPI_WR_PROT_CTRL_REG_INV_FLD_RESETVAL              (0x00000000U)
#define CSL_QSPI_WR_PROT_CTRL_REG_INV_FLD_MAX                   (0x00000001U)

#define CSL_QSPI_WR_PROT_CTRL_REG_ENB_FLD_MASK                  (0x00000002U)
#define CSL_QSPI_WR_PROT_CTRL_REG_ENB_FLD_SHIFT                 (1U)
#define CSL_QSPI_WR_PROT_CTRL_REG_ENB_FLD_RESETVAL              (0x00000000U)
#define CSL_QSPI_WR_PROT_CTRL_REG_ENB_FLD_MAX                   (0x00000001U)

#define CSL_QSPI_WR_PROT_CTRL_REG_WR_PROT_CTRL_RESV_FLD_MASK    (0xFFFFFFFCU)
#define CSL_QSPI_WR_PROT_CTRL_REG_WR_PROT_CTRL_RESV_FLD_SHIFT   (2U)
#define CSL_QSPI_WR_PROT_CTRL_REG_WR_PROT_CTRL_RESV_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_WR_PROT_CTRL_REG_WR_PROT_CTRL_RESV_FLD_MAX     (0x3fffffffU)

#define CSL_QSPI_WR_PROT_CTRL_REG_RESETVAL                      (0x00000000U)

/* INDIRECT_READ_XFER_CTRL_REG */

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_START_FLD_MASK     (0x00000001U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_START_FLD_SHIFT    (0U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_START_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_START_FLD_MAX      (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_CANCEL_FLD_MASK    (0x00000002U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_CANCEL_FLD_SHIFT   (1U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_CANCEL_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_CANCEL_FLD_MAX     (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_STATUS_FLD_MASK  (0x00000004U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_STATUS_FLD_SHIFT  (2U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_STATUS_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_SRAM_FULL_FLD_MASK  (0x00000008U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_SRAM_FULL_FLD_SHIFT  (3U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_SRAM_FULL_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_SRAM_FULL_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_QUEUED_FLD_MASK  (0x00000010U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_QUEUED_FLD_SHIFT  (4U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_QUEUED_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RD_QUEUED_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_MASK  (0x00000020U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_SHIFT  (5U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_MASK  (0x000000C0U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_SHIFT  (6U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_INDIR_RD_XFER_RESV_FLD_MASK  (0xFFFFFF00U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_INDIR_RD_XFER_RESV_FLD_SHIFT  (8U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_INDIR_RD_XFER_RESV_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_INDIR_RD_XFER_RESV_FLD_MAX  (0x00ffffffU)

#define CSL_QSPI_INDIRECT_READ_XFER_CTRL_REG_RESETVAL           (0x00000000U)

/* INDIRECT_READ_XFER_WATERMARK_REG */

#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG_LEVEL_FLD_MASK  (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG_LEVEL_FLD_SHIFT  (0U)
#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG_LEVEL_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG_LEVEL_FLD_MAX  (0xffffffffU)

#define CSL_QSPI_INDIRECT_READ_XFER_WATERMARK_REG_RESETVAL      (0x00000000U)

/* INDIRECT_READ_XFER_START_REG */

#define CSL_QSPI_INDIRECT_READ_XFER_START_REG_ADDR_FLD_MASK     (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_READ_XFER_START_REG_ADDR_FLD_SHIFT    (0U)
#define CSL_QSPI_INDIRECT_READ_XFER_START_REG_ADDR_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_START_REG_ADDR_FLD_MAX      (0xffffffffU)

#define CSL_QSPI_INDIRECT_READ_XFER_START_REG_RESETVAL          (0x00000000U)

/* INDIRECT_READ_XFER_NUM_BYTES_REG */

#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG_VALUE_FLD_MASK  (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG_VALUE_FLD_SHIFT  (0U)
#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG_VALUE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG_VALUE_FLD_MAX  (0xffffffffU)

#define CSL_QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG_RESETVAL      (0x00000000U)

/* INDIRECT_WRITE_XFER_CTRL_REG */

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_START_FLD_MASK    (0x00000001U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_START_FLD_SHIFT   (0U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_START_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_START_FLD_MAX     (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_CANCEL_FLD_MASK   (0x00000002U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_CANCEL_FLD_SHIFT  (1U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_CANCEL_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_CANCEL_FLD_MAX    (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_STATUS_FLD_MASK  (0x00000004U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_STATUS_FLD_SHIFT  (2U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_STATUS_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV1_FLD_MASK  (0x00000008U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV1_FLD_SHIFT  (3U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV1_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_QUEUED_FLD_MASK  (0x00000010U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_QUEUED_FLD_SHIFT  (4U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_QUEUED_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_WR_QUEUED_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_MASK  (0x00000020U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_SHIFT  (5U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_IND_OPS_DONE_STATUS_FLD_MAX  (0x00000001U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_MASK  (0x000000C0U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_SHIFT  (6U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_NUM_IND_OPS_DONE_FLD_MAX  (0x00000003U)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV2_FLD_MASK  (0xFFFFFF00U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV2_FLD_SHIFT  (8U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV2_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_INDIR_WR_XFER_RESV2_FLD_MAX  (0x00ffffffU)

#define CSL_QSPI_INDIRECT_WRITE_XFER_CTRL_REG_RESETVAL          (0x00000000U)

/* INDIRECT_WRITE_XFER_WATERMARK_REG */

#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG_LEVEL_FLD_MASK  (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG_LEVEL_FLD_SHIFT  (0U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG_LEVEL_FLD_RESETVAL  (0xffffffffU)
#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG_LEVEL_FLD_MAX  (0xffffffffU)

#define CSL_QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG_RESETVAL     (0xffffffffU)

/* INDIRECT_WRITE_XFER_START_REG */

#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG_ADDR_FLD_MASK    (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG_ADDR_FLD_SHIFT   (0U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG_ADDR_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG_ADDR_FLD_MAX     (0xffffffffU)

#define CSL_QSPI_INDIRECT_WRITE_XFER_START_REG_RESETVAL         (0x00000000U)

/* INDIRECT_WRITE_XFER_NUM_BYTES_REG */

#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG_VALUE_FLD_MASK  (0xFFFFFFFFU)
#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG_VALUE_FLD_SHIFT  (0U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG_VALUE_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG_VALUE_FLD_MAX  (0xffffffffU)

#define CSL_QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG_RESETVAL     (0x00000000U)

/* FLASH_CMD_CTRL_REG */

#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_FLD_MASK           (0x00000001U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_FLD_SHIFT          (0U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_FLD_RESETVAL       (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_FLD_MAX            (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_STATUS_FLD_MASK    (0x00000002U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_STATUS_FLD_SHIFT   (1U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_EXEC_STATUS_FLD_MAX     (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_FLASH_CMD_CTRL_RESV1_FLD_MASK  (0x0000007CU)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_FLASH_CMD_CTRL_RESV1_FLD_SHIFT  (2U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_FLASH_CMD_CTRL_RESV1_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_FLASH_CMD_CTRL_RESV1_FLD_MAX  (0x0000001fU)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_DUMMY_BYTES_FLD_MASK    (0x00000F80U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_DUMMY_BYTES_FLD_SHIFT   (7U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_DUMMY_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_DUMMY_BYTES_FLD_MAX     (0x0000001fU)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_WR_DATA_BYTES_FLD_MASK  (0x00007000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_WR_DATA_BYTES_FLD_SHIFT  (12U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_WR_DATA_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_WR_DATA_BYTES_FLD_MAX   (0x00000007U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_WRITE_DATA_FLD_MASK     (0x00008000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_WRITE_DATA_FLD_SHIFT    (15U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_WRITE_DATA_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_WRITE_DATA_FLD_MAX      (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_ADDR_BYTES_FLD_MASK     (0x00030000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_ADDR_BYTES_FLD_SHIFT    (16U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_ADDR_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_ADDR_BYTES_FLD_MAX      (0x00000003U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_MODE_BIT_FLD_MASK       (0x00040000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_MODE_BIT_FLD_SHIFT      (18U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_MODE_BIT_FLD_RESETVAL   (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_MODE_BIT_FLD_MAX        (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_COMD_ADDR_FLD_MASK      (0x00080000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_COMD_ADDR_FLD_SHIFT     (19U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_COMD_ADDR_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_COMD_ADDR_FLD_MAX       (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_RD_DATA_BYTES_FLD_MASK  (0x00700000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_RD_DATA_BYTES_FLD_SHIFT  (20U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_RD_DATA_BYTES_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_NUM_RD_DATA_BYTES_FLD_MAX   (0x00000007U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_READ_DATA_FLD_MASK      (0x00800000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_READ_DATA_FLD_SHIFT     (23U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_READ_DATA_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_ENB_READ_DATA_FLD_MAX       (0x00000001U)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_OPCODE_FLD_MASK         (0xFF000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_OPCODE_FLD_SHIFT        (24U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_OPCODE_FLD_RESETVAL     (0x00000000U)
#define CSL_QSPI_FLASH_CMD_CTRL_REG_CMD_OPCODE_FLD_MAX          (0x000000ffU)

#define CSL_QSPI_FLASH_CMD_CTRL_REG_RESETVAL                    (0x00000000U)

/* FLASH_CMD_ADDR_REG */

#define CSL_QSPI_FLASH_CMD_ADDR_REG_ADDR_FLD_MASK               (0xFFFFFFFFU)
#define CSL_QSPI_FLASH_CMD_ADDR_REG_ADDR_FLD_SHIFT              (0U)
#define CSL_QSPI_FLASH_CMD_ADDR_REG_ADDR_FLD_RESETVAL           (0x00000000U)
#define CSL_QSPI_FLASH_CMD_ADDR_REG_ADDR_FLD_MAX                (0xffffffffU)

#define CSL_QSPI_FLASH_CMD_ADDR_REG_RESETVAL                    (0x00000000U)

/* FLASH_RD_DATA_LOWER_REG */

#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG_DATA_FLD_MASK          (0xFFFFFFFFU)
#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG_DATA_FLD_SHIFT         (0U)
#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG_DATA_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG_DATA_FLD_MAX           (0xffffffffU)

#define CSL_QSPI_FLASH_RD_DATA_LOWER_REG_RESETVAL               (0x00000000U)

/* FLASH_RD_DATA_UPPER_REG */

#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG_DATA_FLD_MASK          (0xFFFFFFFFU)
#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG_DATA_FLD_SHIFT         (0U)
#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG_DATA_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG_DATA_FLD_MAX           (0xffffffffU)

#define CSL_QSPI_FLASH_RD_DATA_UPPER_REG_RESETVAL               (0x00000000U)

/* FLASH_WR_DATA_LOWER_REG */

#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG_DATA_FLD_MASK          (0xFFFFFFFFU)
#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG_DATA_FLD_SHIFT         (0U)
#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG_DATA_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG_DATA_FLD_MAX           (0xffffffffU)

#define CSL_QSPI_FLASH_WR_DATA_LOWER_REG_RESETVAL               (0x00000000U)

/* FLASH_WR_DATA_UPPER_REG */

#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG_DATA_FLD_MASK          (0xFFFFFFFFU)
#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG_DATA_FLD_SHIFT         (0U)
#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG_DATA_FLD_RESETVAL      (0x00000000U)
#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG_DATA_FLD_MAX           (0xffffffffU)

#define CSL_QSPI_FLASH_WR_DATA_UPPER_REG_RESETVAL               (0x00000000U)

/* POLLING_FLASH_STATUS_REG */

#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_FLD_MASK  (0x000000FFU)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_FLD_SHIFT  (0U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_FLD_MAX  (0x000000ffU)

#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_VALID_FLD_MASK  (0x00000100U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_VALID_FLD_SHIFT  (8U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_VALID_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_VALID_FLD_MAX  (0x00000001U)

#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_RSVD_FLD_MASK  (0xFFFFFE00U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_RSVD_FLD_SHIFT  (9U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_RSVD_FLD_RESETVAL  (0x00000000U)
#define CSL_QSPI_POLLING_FLASH_STATUS_REG_DEVICE_STATUS_RSVD_FLD_MAX  (0x007fffffU)

#define CSL_QSPI_POLLING_FLASH_STATUS_REG_RESETVAL              (0x00000000U)

/* MODULE_ID_REG */

#define CSL_QSPI_MODULE_ID_REG_VALUE_FLD_MASK                   (0x00FFFFFFU)
#define CSL_QSPI_MODULE_ID_REG_VALUE_FLD_SHIFT                  (0U)
#define CSL_QSPI_MODULE_ID_REG_VALUE_FLD_RESETVAL               (0x00010309U)
#define CSL_QSPI_MODULE_ID_REG_VALUE_FLD_MAX                    (0x00ffffffU)

#define CSL_QSPI_MODULE_ID_REG_FIX_NBR_RESV_FLD_MASK            (0xFF000000U)
#define CSL_QSPI_MODULE_ID_REG_FIX_NBR_RESV_FLD_SHIFT           (24U)
#define CSL_QSPI_MODULE_ID_REG_FIX_NBR_RESV_FLD_RESETVAL        (0x00000001U)
#define CSL_QSPI_MODULE_ID_REG_FIX_NBR_RESV_FLD_MAX             (0x000000ffU)

#define CSL_QSPI_MODULE_ID_REG_RESETVAL                         (0x01010309U)

#ifdef __cplusplus
}
#endif
#endif
