# Hardware code for ISCAS2018 paper

Program Description: The following folders contain hardware simulator for different cases, such as SROr, SROs, SROr_toogle, etc. The language was written in SystemVerilog. Each scheme contains main code, controlpath code, datapath code, logic code, dp_components code and testbench code. 

Version: Latest ISCAS2018

Authors: Gilboy, Kevin Michael