
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000705                       # Number of seconds simulated (Second)
simTicks                                    705120000                       # Number of ticks simulated (Tick)
finalTick                                   705120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     27.37                       # Real time elapsed on the host (Second)
hostTickRate                                 25766243                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     719536                       # Number of bytes of host memory used (Byte)
simInsts                                       819154                       # Number of instructions simulated (Count)
simOps                                         903324                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    29932                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      33007                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           705121                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.860783                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.161733                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          916757                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6620                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         916533                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    528                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                20052                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             16843                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 193                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              693259                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.322064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.985361                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    393269     56.73%     56.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     85000     12.26%     68.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     60912      8.79%     77.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     43946      6.34%     84.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     42879      6.19%     90.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     27661      3.99%     94.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     19476      2.81%     97.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      9734      1.40%     98.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     10382      1.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                693259                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::ZeroMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     922      4.30%      4.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     43      0.20%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    7      0.03%      4.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  12847     59.92%     64.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7620     35.54%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::ZeroMult            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::No_OpClass            2      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        476930     52.04%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        31725      3.46%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             5      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         6179      0.67%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           11      0.00%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            8      0.00%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           69      0.01%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       277227     30.25%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       124369     13.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         916533                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.299824                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               21440                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023393                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2491721                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  915521                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          885009                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                    56572                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                   27962                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses           27564                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      909059                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                       28912                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1953                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             338                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11862                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         277522                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        125946                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        40882                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        12508                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          7156      6.75%      6.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         7283      6.87%     13.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          107      0.10%     13.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        82391     77.72%     91.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         9027      8.52%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           44      0.04%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         106008                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          493      8.07%      8.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          626     10.25%     18.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           97      1.59%     19.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4288     70.21%     90.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          577      9.45%     99.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           26      0.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          6107                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           13      0.99%      0.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          136     10.34%     11.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           11      0.84%     12.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         1051     79.92%     92.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           86      6.54%     98.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           18      1.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1315                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         6663      6.67%      6.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         6657      6.66%     13.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           10      0.01%     13.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        78100     78.18%     91.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         8450      8.46%     99.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           18      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        99898                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            3      0.26%      0.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           91      7.82%      8.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           10      0.86%      8.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          990     85.05%     93.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           52      4.47%     98.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           18      1.55%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1164                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        52721     49.73%     49.73% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        46130     43.52%     93.25% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         7156      6.75%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       106008                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          979     74.45%     74.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          322     24.49%     98.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           13      0.99%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            1      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1315                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             82391                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        30731                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1315                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            279                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          993                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           322                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               106008                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  951                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   57462                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.542053                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             410                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             151                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              150                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         7156      6.75%      6.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         7283      6.87%     13.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          107      0.10%     13.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        82391     77.72%     91.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         9027      8.52%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           44      0.04%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       106008                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         7156     14.74%     14.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          367      0.76%     15.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          107      0.22%     15.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        40714     83.87%     99.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          158      0.33%     99.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           44      0.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         48546                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          136     14.30%     14.30% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     14.30% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          729     76.66%     90.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           86      9.04%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          951                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          136     14.30%     14.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          729     76.66%     90.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           86      9.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          951                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          151                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          150                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           29                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          180                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 7883                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   7879                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1216                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   6663                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                6660                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           20074                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            6427                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1093                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       690104                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.308980                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.423481                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          432825     62.72%     62.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          107743     15.61%     78.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           33850      4.91%     83.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           14161      2.05%     85.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           14352      2.08%     87.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           11576      1.68%     89.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13817      2.00%     91.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            7024      1.02%     92.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           54756      7.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       690104                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        6418                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  6667                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::ZeroMult            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       471255     52.17%     52.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        31648      3.50%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            3      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     55.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6097      0.67%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           11      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            8      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     56.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           64      0.01%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       271821     30.09%     86.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       122415     13.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       903332                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         54756                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               819162                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 903332                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         819154                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           903324                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.860783                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.161733                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             394236                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            848422                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           271821                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          122415                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts             27386                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::ZeroMult            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            2      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       471255     52.17%     52.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        31648      3.50%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            3      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     55.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         6097      0.67%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           11      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            8      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            8      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     56.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           64      0.01%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       271821     30.09%     86.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       122415     13.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       903332                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        99898                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        93207                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         6691                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        78100                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        21798                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         6667                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         6663                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   290054                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                262007                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    117128                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 22917                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1153                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                45669                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   223                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 934735                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   756                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              914580                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                    20                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           100956                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          276049                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         124175                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.297054                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         150597                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        137025                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       1075094                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       664184                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            400224                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       124888                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        25669                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads         16825                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites        16845                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              53287                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        288566                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2750                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    102164                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   669                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             693259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.370152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.738432                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   519246     74.90%     74.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    19976      2.88%     77.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    22222      3.21%     80.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    13811      1.99%     82.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    10870      1.57%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    10753      1.55%     86.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    10031      1.45%     87.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     4214      0.61%     88.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    82136     11.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               693259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                862746                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.223543                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             106008                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.150340                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       403318                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1153                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       2120                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      441                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 923397                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   91                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   277522                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  125946                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6619                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        30                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      397                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            345                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          790                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1135                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   913252                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  912573                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    598622                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    787485                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.294208                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.760169                       # Average fanout of values written-back ((Count/Count))
system.cpu.l1d.demandHits::cpu.data            297690                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               297690                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           297691                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              297691                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           33742                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              33742                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          33746                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             33746                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    556139000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     556139000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    556139000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    556139000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        331432                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           331432                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       331437                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          331437                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.101807                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.101807                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.101817                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.101817                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 16482.099461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 16482.099461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 16480.145795                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 16480.145795                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           15618                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                15618                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         15432                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            15432                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        15432                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           15432                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        18310                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          18310                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        18314                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         18314                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    291370000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    291370000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    291524000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    291524000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.055245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.055245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.055256                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.055256                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 15913.162206                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 15913.162206                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 15918.095446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 15918.095446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     18307                       # number of replacements (Count)
system.cpu.l1d.LoadLockedReq.hits::cpu.data         6578                       # number of LoadLockedReq hits (Count)
system.cpu.l1d.LoadLockedReq.hits::total         6578                       # number of LoadLockedReq hits (Count)
system.cpu.l1d.LoadLockedReq.misses::cpu.data          117                       # number of LoadLockedReq misses (Count)
system.cpu.l1d.LoadLockedReq.misses::total          117                       # number of LoadLockedReq misses (Count)
system.cpu.l1d.LoadLockedReq.missLatency::cpu.data      1996000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.l1d.LoadLockedReq.missLatency::total      1996000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.l1d.LoadLockedReq.accesses::cpu.data         6695                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.l1d.LoadLockedReq.accesses::total         6695                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.l1d.LoadLockedReq.missRate::cpu.data     0.017476                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.l1d.LoadLockedReq.missRate::total     0.017476                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.l1d.LoadLockedReq.avgMissLatency::cpu.data 17059.829060                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.l1d.LoadLockedReq.avgMissLatency::total 17059.829060                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.l1d.LoadLockedReq.mshrHits::cpu.data          108                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.l1d.LoadLockedReq.mshrHits::total          108                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.l1d.LoadLockedReq.mshrMisses::cpu.data            9                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.l1d.LoadLockedReq.mshrMisses::total            9                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.l1d.LoadLockedReq.mshrMissLatency::cpu.data       247000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.l1d.LoadLockedReq.mshrMissLatency::total       247000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.l1d.LoadLockedReq.mshrMissRate::cpu.data     0.001344                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.l1d.LoadLockedReq.mshrMissRate::total     0.001344                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.l1d.LoadLockedReq.avgMshrMissLatency::cpu.data 27444.444444                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LoadLockedReq.avgMshrMissLatency::total 27444.444444                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.hits::cpu.data          195181                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             195181                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         20253                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            20253                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    298385000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    298385000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       215434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         215434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.094010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.094010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 14732.879080                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 14732.879080                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         6233                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           6233                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        14020                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        14020                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    203564000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    203564000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.065078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.065078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 14519.543509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 14519.543509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.hits::cpu.data             1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.hits::total                1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.misses::cpu.data            4                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              4                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            5                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            5                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data     0.800000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total     0.800000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data       154000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total       154000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data     0.800000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total     0.800000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data        38500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total        38500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.StoreCondReq.hits::cpu.data         6417                       # number of StoreCondReq hits (Count)
system.cpu.l1d.StoreCondReq.hits::total          6417                       # number of StoreCondReq hits (Count)
system.cpu.l1d.StoreCondReq.accesses::cpu.data         6417                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.l1d.StoreCondReq.accesses::total         6417                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteLineReq.misses::cpu.data           20                       # number of WriteLineReq misses (Count)
system.cpu.l1d.WriteLineReq.misses::total           20                       # number of WriteLineReq misses (Count)
system.cpu.l1d.WriteLineReq.missLatency::cpu.data       462000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.l1d.WriteLineReq.missLatency::total       462000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.l1d.WriteLineReq.accesses::cpu.data           20                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteLineReq.accesses::total           20                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.l1d.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.l1d.WriteLineReq.avgMissLatency::cpu.data        23100                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.l1d.WriteLineReq.avgMissLatency::total        23100                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.l1d.WriteLineReq.mshrMisses::cpu.data           20                       # number of WriteLineReq MSHR misses (Count)
system.cpu.l1d.WriteLineReq.mshrMisses::total           20                       # number of WriteLineReq MSHR misses (Count)
system.cpu.l1d.WriteLineReq.mshrMissLatency::cpu.data       442000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteLineReq.mshrMissLatency::total       442000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.l1d.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.l1d.WriteLineReq.avgMshrMissLatency::cpu.data        22100                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteLineReq.avgMshrMissLatency::total        22100                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         102509                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            102509                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        13469                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           13469                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    257292000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    257292000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       115978                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        115978                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.116134                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.116134                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 19102.531740                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 19102.531740                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         9199                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          9199                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         4270                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         4270                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     87364000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     87364000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.036817                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.036817                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 20459.953162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 20459.953162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               15.990044                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  329009                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 18323                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 17.956066                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 163000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    15.990044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               2774715                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              2774715                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             71119                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                71119                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            71119                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               71119                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           31045                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              31045                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          31045                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             31045                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    465580000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     465580000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    465580000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    465580000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        102164                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           102164                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       102164                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          102164                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.303874                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.303874                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.303874                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.303874                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 14996.939926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 14996.939926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 14996.939926                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 14996.939926                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           246                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              246                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          246                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             246                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        30799                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          30799                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        30799                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         30799                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    428392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    428392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    428392000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    428392000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.301466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.301466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.301466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.301466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 13909.282769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 13909.282769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 13909.282769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 13909.282769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     30782                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           71119                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              71119                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         31045                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            31045                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    465580000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    465580000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       102164                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         102164                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.303874                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.303874                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 14996.939926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 14996.939926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          246                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            246                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        30799                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        30799                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    428392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    428392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.301466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.301466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 13909.282769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 13909.282769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               15.988969                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  101917                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 30798                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  3.309208                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                  79000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    15.988969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                848110                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               848110                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       52780                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5701                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  60                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3531                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  942                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             271817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.355802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.195914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 252776     92.99%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                18339      6.75%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  411      0.15%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   58      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   15      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   25      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  100      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   29      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   37      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               271817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1153                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   301655                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3264                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         197536                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    129427                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 60224                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 929305                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    356                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  45084                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    728                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              892627                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1415674                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1094342                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                    16931                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                867852                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    24775                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    7922                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                6626                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    127961                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1558546                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1849987                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   819154                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     903324                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     8                       # Number of system calls (Count)
system.l1_to_l2.transDist::ReadResp             44827                       # Transaction distribution (Count)
system.l1_to_l2.transDist::WritebackDirty        16106                       # Transaction distribution (Count)
system.l1_to_l2.transDist::CleanEvict           33895                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadExReq             4272                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadExResp            4272                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadSharedReq        44828                       # Transaction distribution (Count)
system.l1_to_l2.transDist::InvalidateReq           22                       # Transaction distribution (Count)
system.l1_to_l2.transDist::InvalidateResp           22                       # Transaction distribution (Count)
system.l1_to_l2.pktCount_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        54953                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktCount_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        92379                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktCount::total                147332                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktSize_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      2170816                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.pktSize_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      1971072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.pktSize::total                4141888                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.snoops                            912                       # Total snoops (Count)
system.l1_to_l2.snoopTraffic                    31232                       # Total snoop traffic (Byte)
system.l1_to_l2.snoopFanout::samples            50034                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::mean            0.000460                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::stdev           0.021436                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::0                  50011     99.95%     99.95% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::1                     23      0.05%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::total              50034                       # Request fanout histogram (Count)
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_to_l2.reqLayer0.occupancy         129447000                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.reqLayer0.utilization             0.2                       # Layer utilization (Ratio)
system.l1_to_l2.respLayer0.occupancy         54938986                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.respLayer0.utilization            0.1                       # Layer utilization (Ratio)
system.l1_to_l2.respLayer1.occupancy         92661732                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.respLayer1.utilization            0.1                       # Layer utilization (Ratio)
system.l1_to_l2.snoop_filter.totRequests        98211                       # Total number of requests made to the snoop filter. (Count)
system.l1_to_l2.snoop_filter.hitSingleRequests        49089                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l1_to_l2.snoop_filter.hitMultiRequests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l1_to_l2.snoop_filter.totSnoops              1                       # Total number of snoops made to the snoop filter. (Count)
system.l1_to_l2.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l1_to_l2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst             30365                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             17583                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                47948                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst            30365                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            17583                       # number of overall hits (Count)
system.l2cache.overallHits::total               47948                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             434                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             718                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1152                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            434                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            718                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1152                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     30733000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     51081000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      81814000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     30733000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     51081000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     81814000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst         30799                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         18301                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            49100                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst        30799                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        18301                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           49100                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.014091                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.039233                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.023462                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.014091                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.039233                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.023462                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 70813.364055                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 71143.454039                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 71019.097222                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 70813.364055                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 71143.454039                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 71019.097222                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             488                       # number of writebacks (Count)
system.l2cache.writebacks::total                  488                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             5                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                5                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            5                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               5                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          434                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          713                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1147                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          434                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          713                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1147                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     30300000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     50080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     80380000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     30300000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     50080000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     80380000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.014091                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.038960                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.023360                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.014091                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.038960                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.023360                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 69815.668203                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 70238.429173                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 70078.465562                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 69815.668203                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 70238.429173                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 70078.465562                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       912                       # number of replacements (Count)
system.l2cache.InvalidateReq.hits::cpu.data            1                       # number of InvalidateReq hits (Count)
system.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.l2cache.InvalidateReq.misses::cpu.data           21                       # number of InvalidateReq misses (Count)
system.l2cache.InvalidateReq.misses::total           21                       # number of InvalidateReq misses (Count)
system.l2cache.InvalidateReq.accesses::cpu.data           22                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2cache.InvalidateReq.accesses::total           22                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2cache.InvalidateReq.missRate::cpu.data     0.954545                       # miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.missRate::total     0.954545                       # miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.mshrMisses::cpu.data           21                       # number of InvalidateReq MSHR misses (Count)
system.l2cache.InvalidateReq.mshrMisses::total           21                       # number of InvalidateReq MSHR misses (Count)
system.l2cache.InvalidateReq.mshrMissLatency::cpu.data       399000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2cache.InvalidateReq.mshrMissLatency::total       399000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.954545                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.mshrMissRate::total     0.954545                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2cache.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          3787                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             3787                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          485                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            485                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     33584000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     33584000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4272                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4272                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.113530                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.113530                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 69245.360825                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 69245.360825                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          485                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          485                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     33099000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     33099000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.113530                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.113530                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 68245.360825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 68245.360825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst        30365                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        13796                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        44161                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          434                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          233                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          667                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     30733000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     17497000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     48230000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst        30799                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        14029                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        44828                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.014091                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.016608                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.014879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 70813.364055                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 75094.420601                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 72308.845577                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          434                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          228                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          662                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     30300000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     16981000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     47281000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.014091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.016252                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.014768                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 69815.668203                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 74478.070175                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 71421.450151                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        15618                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        15618                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        15618                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        15618                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              254.219916                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   98162                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  1169                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 83.970915                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.278652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    93.469130                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   156.472134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.016713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.365114                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.611219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.993047                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             127                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              58                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              71                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1572193                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1572193                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       488.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       434.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       693.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000294818500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            27                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            27                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2851                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 442                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1147                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         488                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1147                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       488                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1147                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   488                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      810                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      202                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       75                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       41.629630                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.561859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      65.504638                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31             21     77.78%     77.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47              3     11.11%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              1      3.70%     92.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            1      3.70%     96.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::336-351            1      3.70%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             27                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.370370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.339701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.043225                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 9     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      3.70%     37.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                15     55.56%     92.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      7.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             27                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    73408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 31232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               104107102.33719082                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               44293169.95688677                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      705101000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      431254.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        44352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        30016                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 39391876.560018151999                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 62899931.926480591297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 42568640.798729293048                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          434                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          713                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          488                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     12398500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     20780750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  16106145500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28567.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29145.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  33004396.52                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        45632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           73344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        31232                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        31232                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           433                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           713                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        39301112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        64715226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          104016338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     39301112                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       39301112                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     44293170                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          44293170                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     44293170                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       39301112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       64715226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         148309508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1127                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  469                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 12048000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                5635000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            33179250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10690.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29440.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  868                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 435                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          283                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   350.077739                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   229.040311                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   321.957016                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           62     21.91%     21.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           85     30.04%     51.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           47     16.61%     68.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           18      6.36%     74.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           13      4.59%     79.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      2.83%     82.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           10      3.53%     85.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      2.47%     88.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           33     11.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          283                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead              72128                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           30016                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               102.291808                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                42.568641                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1699320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           880440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         6333180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2427300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 55317600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    220463460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     85112640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      372233940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    527.901549                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    219251750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     23400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    462468250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           392700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           193545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1713600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy          20880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 55317600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     39333990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    237642720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      334615035                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    474.550481                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    617467500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     23400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     64252500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 661                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           488                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               423                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                485                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               485                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            662                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             21                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         3225                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3225                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1168                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1168    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1168                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    705120000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4031000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            6058750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2079                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          911                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
