
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv sysrst_ctrl_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_subst_perm.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv prim_sync_reqack_data.sv sysrst_ctrl.sv sysrst_ctrl_autoblock.sv sysrst_ctrl_combo.sv sysrst_ctrl_comboact.sv sysrst_ctrl_detect.sv sysrst_ctrl_keyintr.sv sysrst_ctrl_pin.sv sysrst_ctrl_reg_top.sv sysrst_ctrl_ulp.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_gen.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_sram_byte.sv tlul_socket_1n.sv wav_cgc_rl.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.469 ; gain = 2.020 ; free physical = 308555 ; free virtual = 392085
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl" "*.svh"]] 
# }
# synth_design -top sysrst_ctrl_combo \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top sysrst_ctrl_combo -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32548
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_2p with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_ram_2p.sv:41]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 308112 ; free virtual = 391605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sysrst_ctrl_combo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_combo.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_filter_ctr.sv:15]
	Parameter AsyncOn bound to: 1'b0 
	Parameter CntWidth bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'sysrst_ctrl_detect' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_detect.sv:7]
	Parameter TimerWidth bound to: 32'b00000000000000000000000000100000 
	Parameter EdgeDetect bound to: 1'b1 
	Parameter Sticky bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_filter_ctr.sv:15]
	Parameter AsyncOn bound to: 1'b0 
	Parameter CntWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr__parameterized0' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sysrst_ctrl_detect' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_detect.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sysrst_ctrl_comboact' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_comboact.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sysrst_ctrl_comboact' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_comboact.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sysrst_ctrl_combo' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/sysrst_ctrl_combo.sv:7]
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo0_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo1_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo2_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo3_h2l][d] driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 308705 ; free virtual = 392198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 311472 ; free virtual = 394965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 311487 ; free virtual = 394980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 311316 ; free virtual = 394810
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo0_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo1_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo2_h2l][d] driven by constant 1
WARNING: [Synth 8-3917] design sysrst_ctrl_combo has port combo_intr_status_o[combo3_h2l][d] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307686 ; free virtual = 391210
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307530 ; free virtual = 391054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307684 ; free virtual = 391216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308278 ; free virtual = 391841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308280 ; free virtual = 391844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308271 ; free virtual = 391835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308265 ; free virtual = 391825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308257 ; free virtual = 391817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308259 ; free virtual = 391819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   116|
|3     |LUT1   |     1|
|4     |LUT2   |    72|
|5     |LUT3   |    16|
|6     |LUT4   |   335|
|7     |LUT5   |    76|
|8     |LUT6   |    93|
|9     |FDCE   |   288|
|10    |FDPE   |     8|
|11    |IBUF   |   204|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-----------------------------------+------+
|      |Instance                                               |Module                             |Cells |
+------+-------------------------------------------------------+-----------------------------------+------+
|1     |top                                                    |                                   |  1222|
|2     |  \gen_combo_trigger[0].u_combo_act                    |sysrst_ctrl_comboact               |    50|
|3     |  \gen_combo_trigger[0].u_prim_filter_ctr              |prim_filter_ctr                    |    67|
|4     |  \gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce  |sysrst_ctrl_detect                 |   134|
|5     |    u_prim_filter_ctr                                  |prim_filter_ctr__parameterized0_11 |   132|
|6     |  \gen_combo_trigger[1].u_combo_act                    |sysrst_ctrl_comboact_0             |    53|
|7     |  \gen_combo_trigger[1].u_prim_filter_ctr              |prim_filter_ctr_1                  |    67|
|8     |  \gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce  |sysrst_ctrl_detect_2               |   133|
|9     |    u_prim_filter_ctr                                  |prim_filter_ctr__parameterized0_10 |   131|
|10    |  \gen_combo_trigger[2].u_combo_act                    |sysrst_ctrl_comboact_3             |    50|
|11    |  \gen_combo_trigger[2].u_prim_filter_ctr              |prim_filter_ctr_4                  |    67|
|12    |  \gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce  |sysrst_ctrl_detect_5               |   133|
|13    |    u_prim_filter_ctr                                  |prim_filter_ctr__parameterized0_9  |   131|
|14    |  \gen_combo_trigger[3].u_combo_act                    |sysrst_ctrl_comboact_6             |    50|
|15    |  \gen_combo_trigger[3].u_prim_filter_ctr              |prim_filter_ctr_7                  |    67|
|16    |  \gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce  |sysrst_ctrl_detect_8               |   134|
|17    |    u_prim_filter_ctr                                  |prim_filter_ctr__parameterized0    |   132|
+------+-------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308245 ; free virtual = 391805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308247 ; free virtual = 391807
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308242 ; free virtual = 391802
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 307225 ; free virtual = 390791
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 306663 ; free virtual = 390295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e35e549
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 306719 ; free virtual = 390359
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/util_temp_sysrst_ctrl_combo_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/timing_temp_sysrst_ctrl_combo_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2969.246 ; gain = 94.668 ; free physical = 301942 ; free virtual = 385625
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/power_temp_sysrst_ctrl_combo_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/sysrst_ctrl/power_temp_sysrst_ctrl_combo_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:54:58 2022...
real 77.21
user 83.89
sys 5.81
