// Seed: 3125395922
module module_0 (
    input supply1 id_0
    , id_8,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5,
    output tri0 id_6
);
  assign id_6 = -1;
  module_2 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_0,
      id_6
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
    , id_4,
    output supply1 id_2
);
  logic id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri id_5
);
  wire [1 : -1] id_7;
  logic id_8;
  ;
  assign module_0.id_6 = 0;
endmodule
