Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Downloads/BottleFlip/src/tb_isim_beh.exe -prj C:/Users/152/Downloads/BottleFlip/src/tb_beh.prj work.tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/random.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/memory.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/vga640x480.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/ssled.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/renderer.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/light.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/fsm.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/clockdiv.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/BottleFlip/src/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/152/Downloads/BottleFlip/src/tb.v" Line 106: Port dead is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/152/Downloads/BottleFlip/src/tb.v" Line 125: Port dead is not connected to this instance
Completed static elaboration
Compiling module clockdiv_default
Compiling module vga640x480_default
Compiling module random
Compiling module fsm_default
Compiling module ssled_disp
Compiling module ssled
Compiling module light_default
Compiling module memory
Compiling module renderer_default
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/152/Downloads/BottleFlip/src/tb_isim_beh.exe
Fuse Memory Usage: 30020 KB
Fuse CPU Usage: 733 ms
