#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 24 15:36:05 2019
# Process ID: 1112
# Current directory: C:/Github/Zybo/pattern
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6072 C:\Github\Zybo\pattern\pattern.xpr
# Log file: C:/Github/Zybo/pattern/vivado.log
# Journal file: C:/Github/Zybo/pattern\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Github/Zybo/pattern/pattern.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*VGA*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list syncgen/pckgen/PCK ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {syncgen/HCNT[0]} {syncgen/HCNT[1]} {syncgen/HCNT[2]} {syncgen/HCNT[3]} {syncgen/HCNT[4]} {syncgen/HCNT[5]} {syncgen/HCNT[6]} {syncgen/HCNT[7]} {syncgen/HCNT[8]} {syncgen/HCNT[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {syncgen/VCNT[0]} {syncgen/VCNT[1]} {syncgen/VCNT[2]} {syncgen/VCNT[3]} {syncgen/VCNT[4]} {syncgen/VCNT[5]} {syncgen/VCNT[6]} {syncgen/VCNT[7]} {syncgen/VCNT[8]} {syncgen/VCNT[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {VGA_R_OBUF[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {VGA_B_OBUF[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {VGA_G_OBUF[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list VGA_HS_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list VGA_VS_OBUF ]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Github/Zybo/pattern/pattern.runs/impl_1/pattern.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Github/Zybo/pattern/pattern.runs/impl_1/pattern.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Github/Zybo/pattern/pattern.runs/impl_1/pattern.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
close_hw
