# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: vnsra.wv
long_name: No synopsis available
description: |
  No description available.
definedBy:
  extension:
    name: V
assembly: vd, vs2, vs1, vm
encoding:
  match: 101101-----------000-----1010111
  variables:
    - name: vm
      location: 25-25
    - name: vs2
      location: 24-20
    - name: vs1
      location: 19-15
    - name: vd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
operation(): |
  VectorState state = vector_state();
  VectorLmulType lmul_type = state.lmul_type;

  XReg vlen = VLEN;
  XReg vlmax;
  XReg narrow_vs2_lmul;
  XReg lmul_inc;

  if (lmul_type == VectorLmulType::Multiply) {
    vlmax = (vlen << state.log2_lmul) >> state.log2_sew;
  } else {
    vlmax = (vlen >> state.log2_lmul) >> state.log2_sew;
  }

  for (U32 i = CSR[vstart].VALUE; i < vlmax; i++) {
    U32 start_bit_pos   = i * state.sew;
    U32 end_bit_pos     = start_bit_pos + state.sew - 1;
    U32 n_start_bit_pos = (i * state.sew *2) % vlen;
    U32 n_end_bit_pos   = n_start_bit_pos + (state.sew*2) - 1;
    narrow_vs2_lmul = (i * state.sew *2) / vlen;
    lmul_inc = (i * state.sew) / vlen;
    U32 shift_amount = (((v[vs1+lmul_inc])[end_bit_pos:start_bit_pos])%(state.sew*2));
    if (CSR[vl].VALUE > i){
      v[vd+lmul_inc] = {
        v[vd+lmul_inc][VLEN-1:end_bit_pos + 1],
        mask_elements(vm,(v[vs2+narrow_vs2_lmul])
        [n_end_bit_pos:n_start_bit_pos] >>> shift_amount)[end_bit_pos:start_bit_pos],
        v[vd+lmul_inc][start_bit_pos-1:0]
      };
    } else {
        v[vd+lmul_inc] = {
        v[vd+lmul_inc][VLEN-1:end_bit_pos + 1],
        tail_elements((v[vd+lmul_inc])[end_bit_pos:start_bit_pos])[end_bit_pos:start_bit_pos],
        v[vd+lmul_inc][start_bit_pos-1:0]
      };
    }
  }
  CSR[vstart].VALUE = 0;

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let SEW      = get_sew();
    let LMUL_pow = get_lmul_pow();
    let num_elem = get_num_elem(LMUL_pow, SEW);
    let SEW_widen      = SEW * 2;
    let LMUL_pow_widen = LMUL_pow + 1;

    if  illegal_variable_width(vd, vm, SEW_widen, LMUL_pow_widen) |
        not(valid_reg_overlap(vs2, vd, LMUL_pow_widen, LMUL_pow))
    then { handle_illegal(); return RETIRE_FAIL };

    let 'n = num_elem;
    let 'm = SEW;
    let 'o = SEW_widen;

    let vm_val  : vector('n, dec, bool)     = read_vmask(num_elem, vm, 0b00000);
    let vd_val  : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vd);
    let vs1_val : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vs1);
    let vs2_val : vector('n, dec, bits('o)) = read_vreg(num_elem, SEW_widen, LMUL_pow_widen, vs2);
    result      : vector('n, dec, bits('m)) = undefined;
    mask        : vector('n, dec, bool)     = undefined;

    (result, mask) = init_masked_result(num_elem, SEW, LMUL_pow, vd_val, vm_val);

    assert(SEW_widen <= 64);
    foreach (i from 0 to (num_elem - 1)) {
      if mask[i] then {
        result[i] = match funct6 {
          NVS_VNSRL  => {
                          let shift_amount = get_shift_amount(vs1_val[i], SEW_widen);
                          slice(vs2_val[i] >> shift_amount, 0, SEW)
                        },
          NVS_VNSRA  => {
                          let shift_amount = get_shift_amount(vs1_val[i], SEW_widen);
                          let v_double : bits('o * 2) = sign_extend(vs2_val[i]);
                          let arith_shifted : bits('o) = slice(v_double >> shift_amount, 0, SEW_widen);
                          slice(arith_shifted, 0, SEW)
                        }
        }
      }
    };

    write_vreg(num_elem, SEW, LMUL_pow, vd, result);
    vstart = zeros();
    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd
