

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Apr  5 09:09:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_6b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2087|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    160|
|Register         |        -|      -|    1081|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1081|   2377|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U7  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U8  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U4  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U5  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_420_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_414_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_748_p2                  |     +    |      0|  0|   3|           3|           1|
    |tmp10_fu_1302_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_1311_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp_12_3_fu_1315_p2            |     +    |      0|  0|  16|          32|          32|
    |tmp_20_fu_588_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_21_fu_1234_p2              |     +    |      0|  0|   4|           4|           4|
    |sel_tmp1_fu_580_p2             |    and   |      0|  0|   1|           1|           1|
    |cond_fu_402_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |cond_mid1_fu_524_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_408_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_426_p2             |   icmp   |      0|  0|   2|           3|           4|
    |icmp8_fu_484_p2                |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_370_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp5_fu_600_p2             |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp7_fu_613_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_626_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_575_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_fu_354_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_440_p2             |   icmp   |      0|  0|   2|           3|           1|
    |arrayNo92_mask_fu_396_p2       |    or    |      0|  0|   6|           4|           5|
    |arrayNo92_mask_mid1_fu_518_p2  |    or    |      0|  0|   6|           4|           5|
    |tmp_13_fu_560_p2               |    or    |      0|  0|   3|           3|           1|
    |tmp_15_fu_792_p2               |    or    |      0|  0|   3|           3|           2|
    |tmp_17_fu_1205_p2              |    or    |      0|  0|   3|           3|           2|
    |a_row_0_1_fu_807_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_0_2_fu_814_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1220_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_2_fu_1227_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1269_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_2_fu_1276_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_2_fu_1262_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_671_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_679_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_694_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_701_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_708_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_631_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_687_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_618_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_639_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_647_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_655_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_663_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_605_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_870_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_877_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_1069_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_1076_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_1083_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_835_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_1062_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_828_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_842_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_849_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_856_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_863_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_821_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_930_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_937_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_1041_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_1048_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_1055_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_897_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_1034_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_890_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_904_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_910_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_917_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_924_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_884_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_992_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_999_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1013_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1020_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1027_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_957_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1006_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_950_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_964_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_971_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_978_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_985_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_943_p3           |  select  |      0|  0|  32|           1|          32|
    |cond1_mid2_fu_490_p3           |  select  |      0|  0|   1|           1|           1|
    |cond_mid2_fu_530_p3            |  select  |      0|  0|   1|           1|           1|
    |grp_fu_343_p3                  |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_432_p3               |  select  |      0|  0|   3|           1|           1|
    |newIndex1_mid2_v_v_fu_454_p3   |  select  |      0|  0|   3|           1|           3|
    |sel_tmp_fu_1255_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_mid2_fu_446_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2087|         231|        2114|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          3|   32|         96|
    |a_3_Addr_A_orig               |  32|          3|   32|         96|
    |a_4_WEN_A                     |   4|          2|    4|          8|
    |a_5_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_325_p4               |   3|          2|    3|          6|
    |i_reg_321                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_314_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_310        |   5|          2|    5|         10|
    |j_phi_fu_336_p4               |   3|          2|    3|          6|
    |j_reg_332                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 160|         41|  160|        581|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_3_fu_94                            |  32|   0|   32|          0|
    |a_row_1_3_fu_98                            |  32|   0|   32|          0|
    |a_row_2_3_fu_102                           |  32|   0|   32|          0|
    |a_row_3_1_fu_106                           |  32|   0|   32|          0|
    |a_row_3_2_reg_1680                         |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_21_reg_1675  |   4|   0|    4|          0|
    |b_copy_0_3_11_fu_110                       |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_118                       |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_122                        |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_114                        |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_126                       |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_134                       |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_138                        |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_130                        |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_142                       |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_150                       |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1612                     |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_154                        |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_146                        |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_158                       |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_166                       |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_170                        |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_162                        |  32|   0|   32|          0|
    |cond1_mid2_reg_1501                        |   1|   0|    1|          0|
    |cond_mid2_reg_1507                         |   1|   0|    1|          0|
    |exitcond_flatten_reg_1442                  |   1|   0|    1|          0|
    |i_reg_321                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1446               |   5|   0|    5|          0|
    |indvar_flatten_reg_310                     |   5|   0|    5|          0|
    |j_1_reg_1625                               |   3|   0|    3|          0|
    |j_mid2_reg_1451                            |   3|   0|    3|          0|
    |j_reg_332                                  |   3|   0|    3|          0|
    |newIndex1_mid2_v_v_reg_1478                |   3|   0|    3|          0|
    |reg_350                                    |  32|   0|   32|          0|
    |sel_tmp1_reg_1550                          |   1|   0|    1|          0|
    |sel_tmp5_reg_1573                          |   1|   0|    1|          0|
    |sel_tmp7_reg_1583                          |   1|   0|    1|          0|
    |sel_tmp9_reg_1596                          |   1|   0|    1|          0|
    |tmp10_reg_1710                             |  32|   0|   32|          0|
    |tmp_11_1_reg_1695                          |  32|   0|   32|          0|
    |tmp_11_2_reg_1700                          |  32|   0|   32|          0|
    |tmp_11_3_reg_1705                          |  32|   0|   32|          0|
    |tmp_11_reg_1483                            |   1|   0|    3|          2|
    |tmp_21_reg_1675                            |   4|   0|    4|          0|
    |tmp_23_reg_1521                            |   2|   0|    2|          0|
    |tmp_2_reg_1620                             |  32|   0|   32|          0|
    |tmp_5_reg_1542                             |   1|   0|    1|          0|
    |tmp_6_reg_1645                             |  32|   0|   32|          0|
    |tmp_7_reg_1650                             |  32|   0|   32|          0|
    |tmp_8_cast_reg_1558                        |   3|   0|    4|          1|
    |tmp_9_reg_1655                             |  32|   0|   32|          0|
    |tmp_mid2_reg_1458                          |   1|   0|    1|          0|
    |tmp_s_reg_1690                             |  32|   0|   32|          0|
    |cond_mid2_reg_1507                         |   0|   1|    1|          0|
    |exitcond_flatten_reg_1442                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1081|   2| 1086|          3|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|a_4_Addr_A  | out |   32|    bram    |      a_4     |     array    |
|a_4_EN_A    | out |    1|    bram    |      a_4     |     array    |
|a_4_WEN_A   | out |    4|    bram    |      a_4     |     array    |
|a_4_Din_A   | out |   32|    bram    |      a_4     |     array    |
|a_4_Dout_A  |  in |   32|    bram    |      a_4     |     array    |
|a_4_Clk_A   | out |    1|    bram    |      a_4     |     array    |
|a_4_Rst_A   | out |    1|    bram    |      a_4     |     array    |
|a_5_Addr_A  | out |   32|    bram    |      a_5     |     array    |
|a_5_EN_A    | out |    1|    bram    |      a_5     |     array    |
|a_5_WEN_A   | out |    4|    bram    |      a_5     |     array    |
|a_5_Din_A   | out |   32|    bram    |      a_5     |     array    |
|a_5_Dout_A  |  in |   32|    bram    |      a_5     |     array    |
|a_5_Clk_A   | out |    1|    bram    |      a_5     |     array    |
|a_5_Rst_A   | out |    1|    bram    |      a_5     |     array    |
+------------+-----+-----+------------+--------------+--------------+

