$date
  Mon Dec 20 01:44:01 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module utility_package $end
$upscope $end
$scope module vhpi_foreign $end
$upscope $end
$scope module sock_pkg $end
$upscope $end
$scope module decoder_tb $end
$var reg 1 ! clk_s $end
$var reg 3 " sel[2:0] $end
$var reg 8 # y[7:0] $end
$scope module u1 $end
$var reg 3 $ sel[2:0] $end
$var reg 8 % y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
bUUU "
b00000000 #
bUUU $
b00000000 %
#5000000000
1!
#10000000000
0!
b000 "
b00000001 #
b000 $
b00000001 %
#11000000000
#15000000000
1!
#20000000000
0!
#21000000000
#25000000000
1!
#30000000000
0!
b001 "
b00000010 #
b001 $
b00000010 %
#31000000000
#35000000000
1!
#40000000000
0!
b010 "
b00000100 #
b010 $
b00000100 %
#41000000000
#45000000000
1!
#50000000000
0!
b011 "
b00001000 #
b011 $
b00001000 %
#51000000000
#55000000000
1!
#60000000000
0!
b100 "
b00010000 #
b100 $
b00010000 %
#61000000000
#65000000000
1!
#70000000000
0!
b101 "
b00100000 #
b101 $
b00100000 %
#71000000000
#75000000000
1!
#80000000000
0!
b110 "
b01000000 #
b110 $
b01000000 %
#81000000000
#85000000000
1!
#90000000000
0!
b111 "
b10000000 #
b111 $
b10000000 %
#91000000000
#95000000000
1!
#100000000000
0!
b000 "
b00000001 #
b000 $
b00000001 %
#101000000000
#105000000000
1!
#110000000000
0!
b001 "
b00000010 #
b001 $
b00000010 %
#111000000000
#115000000000
1!
#120000000000
0!
b010 "
b00000100 #
b010 $
b00000100 %
#121000000000
#125000000000
1!
#130000000000
0!
b011 "
b00001000 #
b011 $
b00001000 %
#131000000000
#135000000000
1!
#140000000000
0!
b100 "
b00010000 #
b100 $
b00010000 %
#141000000000
#145000000000
1!
#150000000000
0!
b101 "
b00100000 #
b101 $
b00100000 %
#151000000000
#155000000000
1!
#160000000000
0!
b110 "
b01000000 #
b110 $
b01000000 %
#161000000000
#165000000000
1!
