	component DE2_115_QSYS is
		port (
			ball_x_external_connection_export   : in    std_logic_vector(5 downto 0)  := (others => 'X'); -- export
			ball_y_external_connection_export   : in    std_logic_vector(5 downto 0)  := (others => 'X'); -- export
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			key_external_connection_export      : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			lcd_external_connection_RS          : out   std_logic;                                        -- RS
			lcd_external_connection_RW          : out   std_logic;                                        -- RW
			lcd_external_connection_data        : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_external_connection_E           : out   std_logic;                                        -- E
			ledg_external_connection_export     : out   std_logic_vector(8 downto 0);                     -- export
			ledr_external_connection_export     : out   std_logic_vector(17 downto 0);                    -- export
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			score_a_external_connection_export  : out   std_logic_vector(6 downto 0);                     -- export
			score_b_external_connection_export  : out   std_logic_vector(6 downto 0);                     -- export
			sevseg_0_external_connection_export : out   std_logic_vector(7 downto 0);                     -- export
			sevseg_1_external_connection_export : out   std_logic_vector(7 downto 0);                     -- export
			sevseg_2_external_connection_export : out   std_logic_vector(15 downto 0);                    -- export
			sw_external_connection_export       : in    std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component DE2_115_QSYS;

