#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 27 17:42:17 2020
# Process ID: 2948
# Current directory: /home/caohy/Work/dual_line_process
# Command line: vivado
# Log file: /home/caohy/Work/dual_line_process/vivado.log
# Journal file: /home/caohy/Work/dual_line_process/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/lane_select.vh'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'xdma_bpu' is locked:
* IP file '/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu.xml' for IP 'xdma_bpu' contains stale content.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 7292.766 ; gain = 110.320 ; free physical = 59418 ; free virtual = 63843
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/lane_select.vh] -no_script -reset -force -quiet
remove_files  /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/lane_select.vh
close [ open /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/tpu_lane_select.vh w ]
add_files /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/tpu_lane_select.vh
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset xdma_bpu -vlnv xilinx.com:ip:xdma:4.1 [get_ips  xdma_bpu] -log ip_upgrade.log
Upgrading 'xdma_bpu'
INFO: [Project 1-386] Moving file '/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci' from fileset 'xdma_bpu' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
xit::create_sub_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 7917.922 ; gain = 274.129 ; free physical = 58352 ; free virtual = 63097
INFO: [IP_Flow 19-1972] Upgraded xdma_bpu from DMA/Bridge Subsystem for PCI Express 4.1 to DMA/Bridge Subsystem for PCI Express 4.1
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'pcie3_us_int_shared_logic'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'xdma_bpu'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'int_qpll1lock_out'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'int_qpll1outclk_out'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'int_qpll1outrefclk_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'xdma_bpu'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xdma_bpu'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'xdma_bpu' has identified issues that may require user intervention. Please review the upgrade log '/home/caohy/Work/dual_line_process/xdma_bpu_tx/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/caohy/Work/dual_line_process/xdma_bpu_tx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 7941.039 ; gain = 297.246 ; free physical = 58314 ; free virtual = 63064
export_ip_user_files -of_objects [get_ips xdma_bpu] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xdma_bpu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xdma_bpu'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xdma_bpu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xdma_bpu'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 8165.148 ; gain = 0.000 ; free physical = 58254 ; free virtual = 63059
export_ip_user_files -of_objects [get_files /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci] -directory /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.ip_user_files -ipstatic_source_dir /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/modelsim} {questa=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/questa} {ies=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/ies} {xcelium=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/xcelium} {vcs=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/vcs} {riviera=/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset xdma_bpu
set_property top xdma_bpu [get_fileset xdma_bpu]
move_files -fileset [get_fileset xdma_bpu] [get_files -of_objects [get_fileset sources_1] /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci]
launch_run xdma_bpu_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xdma_bpu, cache-ID = fb0d0418edba58f2; cache size = 45.469 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 8165.148 ; gain = 0.000 ; free physical = 58181 ; free virtual = 63055
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie/xdma_bpu.xci' is already up-to-date
[Sun Dec 27 18:13:53 2020] Launched xdma_bpu_synth_1...
Run output will be captured here: /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/xdma_bpu_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 8165.148 ; gain = 0.000 ; free physical = 58183 ; free virtual = 63025
wait_on_run xdma_bpu_synth_1

[Sun Dec 27 18:13:53 2020] Waiting for xdma_bpu_synth_1 to finish...
[Sun Dec 27 18:13:58 2020] Waiting for xdma_bpu_synth_1 to finish...
[Sun Dec 27 18:14:03 2020] Waiting for xdma_bpu_synth_1 to finish...
[Sun Dec 27 18:14:08 2020] Waiting for xdma_bpu_synth_1 to finish...
[Sun Dec 27 18:14:18 2020] Waiting for xdma_bpu_synth_1 to finish...
[Sun Dec 27 18:14:28 2020] Waiting for xdma_bpu_synth_1 to finish...

*** Running vivado
    with args -log xdma_bpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xdma_bpu.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xdma_bpu.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.492 ; gain = 82.016 ; free physical = 57759 ; free virtual = 62602
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xdma_bpu, cache-ID = fb0d0418edba58f2.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2509.492 ; gain = 0.000 ; free physical = 57671 ; free virtual = 62545
INFO: [Common 17-206] Exiting Vivado at Sun Dec 27 18:14:29 2020...
[Sun Dec 27 18:14:34 2020] xdma_bpu_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 8165.148 ; gain = 0.000 ; free physical = 58164 ; free virtual = 63050
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/mac_phy/src/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:3162]
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_top
INFO: [VRFC 10-311] analyzing module rp_init_ctrl
INFO: [VRFC 10-311] analyzing module rp_tph_tbl
INFO: [VRFC 10-311] analyzing module rp_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_wrapper
INFO: [VRFC 10-311] analyzing module rp_bram
INFO: [VRFC 10-311] analyzing module rp_bram_rep
INFO: [VRFC 10-311] analyzing module rp_bram_rep_8k
INFO: [VRFC 10-311] analyzing module rp_bram_req
INFO: [VRFC 10-311] analyzing module rp_bram_8k
INFO: [VRFC 10-311] analyzing module rp_bram_cpl
INFO: [VRFC 10-311] analyzing module rp_bram_16k
INFO: [VRFC 10-311] analyzing module rp_deemph
INFO: [VRFC 10-311] analyzing module rp_rxcdrhold
INFO: [VRFC 10-311] analyzing module rp_phy_sync
INFO: [VRFC 10-311] analyzing module rp_phy_sync_cell
INFO: [VRFC 10-311] analyzing module rp_phy_wrapper
INFO: [VRFC 10-311] analyzing module rp_phy_clk
INFO: [VRFC 10-311] analyzing module rp_phy_rst
INFO: [VRFC 10-311] analyzing module rp_phy_txeq
INFO: [VRFC 10-311] analyzing module rp_phy_rxeq
INFO: [VRFC 10-311] analyzing module rp_phy_reset_sync
INFO: [VRFC 10-311] analyzing module rp_phy_multi_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_phy_freq_cntr
INFO: [VRFC 10-311] analyzing module rp_gt_channel
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_common_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_common_rp
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_channel_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_reset_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_bit_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_reset_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx_rp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie3_uscale_rp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie3_uscale_rp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:180]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:181]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:182]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:183]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:287]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:287]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:398]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:405]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8267.223 ; gain = 0.000 ; free physical = 58086 ; free virtual = 63049
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:431]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:434]
WARNING: [VRFC 10-5021] port 'pci_exp_rxp' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:254]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/xsim.dir/board_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 27 18:23:13 2020...
run_program: Time (s): cpu = 00:13:37 ; elapsed = 00:08:27 . Memory (MB): peak = 8267.223 ; gain = 0.000 ; free physical = 57314 ; free virtual = 62996
INFO: [USF-XSim-69] 'elaborate' step finished in '507' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -view {/home/caohy/Work/dual_line_process/xdma_bpu_tx/board_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/caohy/Work/dual_line_process/xdma_bpu_tx/board_behav.wcfg
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8316.023 ; gain = 48.801 ; free physical = 56452 ; free virtual = 62154
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:13:57 ; elapsed = 00:08:53 . Memory (MB): peak = 8316.023 ; gain = 150.875 ; free physical = 56452 ; free virtual = 62154
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
[           142127629] : Transaction Reset Is De-asserted...
[           142131529] : Writing Cfg Addr [0x00000001]
[           142167529] : Reading Cfg Addr [0x00000032]
[           142195529] : Writing Cfg Addr [0x00000032]
[           143431504] : Transaction Link Is Up...
[           143439504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           144259504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           145439529] :    Check Max Link Speed = 2.5GT/s - PASSED
[           145439529] :    Check Negotiated Link Width = 1 - PASSED
[           145447529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           146267529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           147447504] :    Check Device/Vendor ID - PASSED
[           147455504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           148275504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           149455529] :    Check CMPS ID - PASSED
[           149455529] :    SYSTEM CHECK PASSED
[           149455529] : Inspecting Core Configuration Space...
[           149463529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           149871504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           150291529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           150691504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           151879529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152287504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152707504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           153107529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           154295529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           154703504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           155123504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           155523529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           156711504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157119529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157539504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           157939529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           159127504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159535529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159955504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           160355529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           161543504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           161951529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           162371504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           162771529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           163959504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164367529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164787504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           165187529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           166367504] PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN...
	BAR 0: VALUE = 00000000 RANGE = ffff0000 TYPE =  MEM32 MAPPED
	BAR 1: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 2: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 3: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 4: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 5: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	EROM : VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
[           166367504] : Setting Core Configuration Space...
[           166375504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           166783529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167191504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167203504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           167599529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167611529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168007504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168019504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168415529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168427529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168823504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168835504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           169231529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           169243529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           169639504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           169651504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           170059529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           170467504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           173647504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           174979529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           175687529] : Data read 1fc08006 from Address 0x0000
 XDMA BAR found : BAR           0 is XDMA BAR

[           175695529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           177027504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           177727504] : Data read 1fc08006 from Address 00000000
*** Running XDMA AXI-Stream test {dma_stream0}......
 **** XDMA AXI-ST *** 

 **** read Address at BAR0  = 00000000

 **** read Address at BAR1  = 00000000

 **** TASK DATA H2C ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         256

 **** Descriptor data *** data = 00, addr=         257

 **** Descriptor data *** data = 4b, addr=         258

 **** Descriptor data *** data = ad, addr=         259

 **** Descriptor data *** data = 80, addr=         260

 **** Descriptor data *** data = 00, addr=         261

 **** Descriptor data *** data = 00, addr=         262

 **** Descriptor data *** data = 00, addr=         263

 **** Descriptor data *** data = 00, addr=         264

 **** Descriptor data *** data = 04, addr=         265

 **** Descriptor data *** data = 00, addr=         266

 **** Descriptor data *** data = 00, addr=         267

 **** Descriptor data *** data = 00, addr=         268

 **** Descriptor data *** data = 00, addr=         269

 **** Descriptor data *** data = 00, addr=         270

 **** Descriptor data *** data = 00, addr=         271

 **** Descriptor data *** data = 00, addr=         272

 **** Descriptor data *** data = 00, addr=         273

 **** Descriptor data *** data = 00, addr=         274

 **** Descriptor data *** data = 00, addr=         275

 **** Descriptor data *** data = 00, addr=         276

 **** Descriptor data *** data = 00, addr=         277

 **** Descriptor data *** data = 00, addr=         278

 **** Descriptor data *** data = 00, addr=         279

 **** Descriptor data *** data = 00, addr=         280

 **** Descriptor data *** data = 00, addr=         281

 **** Descriptor data *** data = 00, addr=         282

 **** Descriptor data *** data = 00, addr=         283

 **** Descriptor data *** data = 00, addr=         284

 **** Descriptor data *** data = 00, addr=         285

 **** Descriptor data *** data = 00, addr=         286

 **** Descriptor data *** data = 00, addr=         287

 **** TASK DATA C2H ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         768

 **** Descriptor data *** data = 00, addr=         769

 **** Descriptor data *** data = 4b, addr=         770

 **** Descriptor data *** data = ad, addr=         771

 **** Descriptor data *** data = 80, addr=         772

 **** Descriptor data *** data = 00, addr=         773

 **** Descriptor data *** data = 00, addr=         774

 **** Descriptor data *** data = 00, addr=         775

 **** Descriptor data *** data = 00, addr=         776

 **** Descriptor data *** data = 00, addr=         777

 **** Descriptor data *** data = 00, addr=         778

 **** Descriptor data *** data = 00, addr=         779

 **** Descriptor data *** data = 00, addr=         780

 **** Descriptor data *** data = 00, addr=         781

 **** Descriptor data *** data = 00, addr=         782

 **** Descriptor data *** data = 00, addr=         783

 **** Descriptor data *** data = 00, addr=         784

 **** Descriptor data *** data = 08, addr=         785

 **** Descriptor data *** data = 00, addr=         786

 **** Descriptor data *** data = 00, addr=         787

 **** Descriptor data *** data = 00, addr=         788

 **** Descriptor data *** data = 00, addr=         789

 **** Descriptor data *** data = 00, addr=         790

 **** Descriptor data *** data = 00, addr=         791

 **** Descriptor data *** data = 00, addr=         792

 **** Descriptor data *** data = 00, addr=         793

 **** Descriptor data *** data = 00, addr=         794

 **** Descriptor data *** data = 00, addr=         795

 **** Descriptor data *** data = 00, addr=         796

 **** Descriptor data *** data = 00, addr=         797

 **** Descriptor data *** data = 00, addr=         798

 **** Descriptor data *** data = 00, addr=         799

[           177735504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           179075529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           179767529] : Data read 1fc08006 from Address 00000000
[           179767529] : Sending Data write task at address 00004080 with data 00000100
[           179775529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180175504] : Done register write!!
[           180175504] : Sending Data write task at address 00005080 with data 00000300
[           180183504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180583529] : Done register write!!
[           180583529] : Sending Data write task at address 00000088 with data 00000000
[           180591529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180991504] : Done register write!!
[           180991504] : Sending Data write task at address 0000008c with data 00000000
[           180999504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           181399529] : Done register write!!
[           181399529] : Sending Data write task at address 00001088 with data 00000080
[           181407529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           181807504] : Done register write!!
[           181807504] : Sending Data write task at address 0000108c with data 00000000
[           181815504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           182215529] : Done register write!!
 **** Start DMA Stream for both H2C and C2H transfer ***

[           182215529] : Sending Data write task at address 00001004 with data 02fffe7f
[           182223529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           182623504] : Done register write!!
[           182623504] : Sending Data write task at address 00000004 with data 02fffe7f
------Compare C2H Data--------

payload_bytes = 00000080, data_beat_count = 00000004

[           182631504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           183031529] : Done register write!!
[           183691529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 300, cq_data = 0c0
 ***** TSK_TX_COMPLETION_DATA ****** addr =  768., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           183703529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           183703529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           184091504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 100, cq_data = 040
 ***** TSK_TX_COMPLETION_DATA ****** addr =  256., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           184103504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           184103504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           185787504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 400, cq_data = 100
 ***** TSK_TX_COMPLETION_DATA ****** addr = 1024., byte_count = 128, len =   32, comp_status = 0

length =   27 

length =   19 

length =   11 

[           185807504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
length =    3 

-- C2H data at RP = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- C2H data at RP = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- C2H data at RP = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- C2H data at RP = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

-- Data Stored in TB = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- Data Stored in TB = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- Data Stored in TB = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- Data Stored in TB = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

*** C2H Transfer Data MATCHES ***

[           189001504] : XDMA C2H Test Completed Successfully
[           189003504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           189007504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
run: Time (s): cpu = 00:02:43 ; elapsed = 00:19:09 . Memory (MB): peak = 8316.023 ; gain = 0.000 ; free physical = 56290 ; free virtual = 61998
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:184]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:185]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:186]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:192]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:193]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:741]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:749]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:750]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:751]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:752]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:753]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4884]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4886]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4888]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4890]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4891]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4892]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4893]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4894]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4895]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4896]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4897]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4898]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4899]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 8402.840 ; gain = 0.000 ; free physical = 57169 ; free virtual = 62876
INFO: [USF-XSim-69] 'elaborate' step finished in '191' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 8402.840 ; gain = 0.000 ; free physical = 57169 ; free virtual = 62877
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/mac_phy/src/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:3162]
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_top
INFO: [VRFC 10-311] analyzing module rp_init_ctrl
INFO: [VRFC 10-311] analyzing module rp_tph_tbl
INFO: [VRFC 10-311] analyzing module rp_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_wrapper
INFO: [VRFC 10-311] analyzing module rp_bram
INFO: [VRFC 10-311] analyzing module rp_bram_rep
INFO: [VRFC 10-311] analyzing module rp_bram_rep_8k
INFO: [VRFC 10-311] analyzing module rp_bram_req
INFO: [VRFC 10-311] analyzing module rp_bram_8k
INFO: [VRFC 10-311] analyzing module rp_bram_cpl
INFO: [VRFC 10-311] analyzing module rp_bram_16k
INFO: [VRFC 10-311] analyzing module rp_deemph
INFO: [VRFC 10-311] analyzing module rp_rxcdrhold
INFO: [VRFC 10-311] analyzing module rp_phy_sync
INFO: [VRFC 10-311] analyzing module rp_phy_sync_cell
INFO: [VRFC 10-311] analyzing module rp_phy_wrapper
INFO: [VRFC 10-311] analyzing module rp_phy_clk
INFO: [VRFC 10-311] analyzing module rp_phy_rst
INFO: [VRFC 10-311] analyzing module rp_phy_txeq
INFO: [VRFC 10-311] analyzing module rp_phy_rxeq
INFO: [VRFC 10-311] analyzing module rp_phy_reset_sync
INFO: [VRFC 10-311] analyzing module rp_phy_multi_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_phy_freq_cntr
INFO: [VRFC 10-311] analyzing module rp_gt_channel
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_common_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_common_rp
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_channel_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_reset_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_bit_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_reset_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx_rp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie3_uscale_rp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie3_uscale_rp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:184]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:185]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:186]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:192]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:193]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4884]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4886]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4888]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4890]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4891]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4892]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4893]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4894]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4895]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4896]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4897]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4898]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4899]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4900]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4901]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4902]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4903]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4904]
ERROR: [VRFC 10-2991] 'EP' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v:4905]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:02:51 ; elapsed = 00:03:07 . Memory (MB): peak = 8402.840 ; gain = 0.000 ; free physical = 55425 ; free virtual = 62778
INFO: [USF-XSim-69] 'elaborate' step finished in '187' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:51 ; elapsed = 00:03:08 . Memory (MB): peak = 8402.840 ; gain = 0.000 ; free physical = 55425 ; free virtual = 62778
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:184]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:185]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:186]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:192]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:193]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2740]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2742]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintstrobe_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinttestovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcsreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1987]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalign_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlypd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlyreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1993]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpmareset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpolarity_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprbscntreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprogdivreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxqpien_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:02:49 ; elapsed = 00:03:07 . Memory (MB): peak = 8405.035 ; gain = 0.000 ; free physical = 55356 ; free virtual = 62711
INFO: [USF-XSim-69] 'elaborate' step finished in '187' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:50 ; elapsed = 00:03:07 . Memory (MB): peak = 8405.035 ; gain = 0.000 ; free physical = 55356 ; free virtual = 62711
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:184]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:185]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:186]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_h2c_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:192]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:193]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:741]
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:749]
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:750]
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:751]
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:752]
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [../../../../imports/sample_tests.vh:753]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2740]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2742]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:02:48 ; elapsed = 00:03:07 . Memory (MB): peak = 8408.035 ; gain = 0.000 ; free physical = 55354 ; free virtual = 62709
INFO: [USF-XSim-69] 'elaborate' step finished in '187' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 8408.035 ; gain = 0.000 ; free physical = 55354 ; free virtual = 62709
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/mac_phy/src/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_core_top.v:3162]
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_top
INFO: [VRFC 10-311] analyzing module rp_init_ctrl
INFO: [VRFC 10-311] analyzing module rp_tph_tbl
INFO: [VRFC 10-311] analyzing module rp_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_wrapper
INFO: [VRFC 10-311] analyzing module rp_bram
INFO: [VRFC 10-311] analyzing module rp_bram_rep
INFO: [VRFC 10-311] analyzing module rp_bram_rep_8k
INFO: [VRFC 10-311] analyzing module rp_bram_req
INFO: [VRFC 10-311] analyzing module rp_bram_8k
INFO: [VRFC 10-311] analyzing module rp_bram_cpl
INFO: [VRFC 10-311] analyzing module rp_bram_16k
INFO: [VRFC 10-311] analyzing module rp_deemph
INFO: [VRFC 10-311] analyzing module rp_rxcdrhold
INFO: [VRFC 10-311] analyzing module rp_phy_sync
INFO: [VRFC 10-311] analyzing module rp_phy_sync_cell
INFO: [VRFC 10-311] analyzing module rp_phy_wrapper
INFO: [VRFC 10-311] analyzing module rp_phy_clk
INFO: [VRFC 10-311] analyzing module rp_phy_rst
INFO: [VRFC 10-311] analyzing module rp_phy_txeq
INFO: [VRFC 10-311] analyzing module rp_phy_rxeq
INFO: [VRFC 10-311] analyzing module rp_phy_reset_sync
INFO: [VRFC 10-311] analyzing module rp_phy_multi_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_phy_freq_cntr
INFO: [VRFC 10-311] analyzing module rp_gt_channel
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_common_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_common_rp
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_channel_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_reset_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_bit_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_reset_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx_rp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pcie3_uscale_rp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie3_uscale_rp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie3_uscale_rp
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-5021] port 'sys_clk_p' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:273]
WARNING: [VRFC 10-3823] variable 'm_axis_h2c_tready_0' might have multiple concurrent drivers [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:282]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:13:36 ; elapsed = 00:06:21 . Memory (MB): peak = 8413.027 ; gain = 0.000 ; free physical = 55361 ; free virtual = 62693
INFO: [USF-XSim-69] 'elaborate' step finished in '381' seconds
launch_simulation: Time (s): cpu = 00:13:37 ; elapsed = 00:06:22 . Memory (MB): peak = 8413.027 ; gain = 0.000 ; free physical = 55361 ; free virtual = 62693
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:13:43 ; elapsed = 00:06:31 . Memory (MB): peak = 8433.852 ; gain = 20.824 ; free physical = 54741 ; free virtual = 62072
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/EP/xdma_app_i/s_axis_c2h_tdata_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tlast_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tvalid_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tready_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tkeep_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tdata_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tlast_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tvalid_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tready_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tkeep_0}} 
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/EP/xdma_app_i/s_axis_c2h_tdata_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tlast_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tvalid_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tready_0}} {{/board/EP/xdma_app_i/s_axis_c2h_tkeep_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tdata_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tlast_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tvalid_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tready_0}} {{/board/EP/xdma_app_i/m_axis_h2c_tkeep_0}} 
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/RP/s_axis_rq_tlast}} {{/board/RP/s_axis_rq_tdata}} {{/board/RP/s_axis_rq_tuser}} {{/board/RP/s_axis_rq_tkeep}} {{/board/RP/s_axis_rq_tready}} {{/board/RP/s_axis_rq_tvalid}} {{/board/RP/m_axis_rc_tdata}} {{/board/RP/m_axis_rc_tuser}} {{/board/RP/m_axis_rc_tlast}} {{/board/RP/m_axis_rc_tkeep}} {{/board/RP/m_axis_rc_tvalid}} {{/board/RP/m_axis_rc_tready}} {{/board/RP/m_axis_cq_tdata}} {{/board/RP/m_axis_cq_tuser}} {{/board/RP/m_axis_cq_tlast}} {{/board/RP/m_axis_cq_tkeep}} {{/board/RP/m_axis_cq_tvalid}} {{/board/RP/m_axis_cq_tready}} {{/board/RP/s_axis_cc_tdata}} {{/board/RP/s_axis_cc_tuser}} {{/board/RP/s_axis_cc_tlast}} {{/board/RP/s_axis_cc_tkeep}} {{/board/RP/s_axis_cc_tvalid}} {{/board/RP/s_axis_cc_tready}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-5021] port 'sys_clk_p' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:273]
WARNING: [VRFC 10-3823] variable 'm_axis_h2c_tready_0' might have multiple concurrent drivers [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:282]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:13:28 ; elapsed = 00:06:07 . Memory (MB): peak = 8447.867 ; gain = 0.000 ; free physical = 55292 ; free virtual = 62626
INFO: [USF-XSim-69] 'elaborate' step finished in '367' seconds
launch_simulation: Time (s): cpu = 00:13:28 ; elapsed = 00:06:08 . Memory (MB): peak = 8447.867 ; gain = 0.000 ; free physical = 55293 ; free virtual = 62626
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:13:42 ; elapsed = 00:06:18 . Memory (MB): peak = 8451.859 ; gain = 3.992 ; free physical = 54656 ; free virtual = 61989
set_param general.maxthreads 32
32
run all
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-5021] port 'sys_clk_p' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:273]
WARNING: [VRFC 10-3823] variable 'm_axis_h2c_tready_0' might have multiple concurrent drivers [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:282]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:14:35 ; elapsed = 00:05:52 . Memory (MB): peak = 8451.859 ; gain = 0.000 ; free physical = 55285 ; free virtual = 62619
INFO: [USF-XSim-69] 'elaborate' step finished in '352' seconds
launch_simulation: Time (s): cpu = 00:14:35 ; elapsed = 00:05:52 . Memory (MB): peak = 8451.859 ; gain = 0.000 ; free physical = 55285 ; free virtual = 62619
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:14:49 ; elapsed = 00:06:03 . Memory (MB): peak = 8470.859 ; gain = 19.000 ; free physical = 54641 ; free virtual = 61975
run all
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
run: Time (s): cpu = 00:02:01 ; elapsed = 00:11:00 . Memory (MB): peak = 8470.859 ; gain = 0.000 ; free physical = 54648 ; free virtual = 61983
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:320]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:315]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:462]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-5021] port 'sys_clk_p' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:273]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:14:08 ; elapsed = 00:05:31 . Memory (MB): peak = 8496.867 ; gain = 0.000 ; free physical = 55276 ; free virtual = 62612
INFO: [USF-XSim-69] 'elaborate' step finished in '331' seconds
launch_simulation: Time (s): cpu = 00:14:08 ; elapsed = 00:05:32 . Memory (MB): peak = 8496.867 ; gain = 0.000 ; free physical = 55276 ; free virtual = 62612
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:25:18 ; elapsed = 00:05:42 . Memory (MB): peak = 8496.867 ; gain = 0.000 ; free physical = 54644 ; free virtual = 61979
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/EP/xphy_txp}} {{/board/EP/xphy_txn}} {{/board/EP/xphy_rxp}} {{/board/EP/xphy_rxn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
$finish called at time : 210760500 ps : File "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" Line 251
run: Time (s): cpu = 00:02:32 ; elapsed = 00:17:52 . Memory (MB): peak = 8496.867 ; gain = 0.000 ; free physical = 54515 ; free virtual = 61911
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:180]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:181]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:182]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:183]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:321]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:321]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:429]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:436]
ERROR: [VRFC 10-2934] 'EP' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:399]
ERROR: [VRFC 10-2865] module 'board' ignored due to previous errors [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:180]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:181]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:182]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:183]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:323]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:323]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:431]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:438]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mainnet_down10g' is not declared under prefix 'EP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2740]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2742]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:431]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:467]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintstrobe_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinttestovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcsreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1987]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalign_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlypd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlyreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1993]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpmareset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpolarity_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprbscntreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprogdivreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxqpien_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:03:06 ; elapsed = 00:03:26 . Memory (MB): peak = 8525.875 ; gain = 0.000 ; free physical = 55292 ; free virtual = 62645
INFO: [USF-XSim-69] 'elaborate' step finished in '206' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:03:06 ; elapsed = 00:03:26 . Memory (MB): peak = 8525.875 ; gain = 0.000 ; free physical = 55292 ; free virtual = 62645
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tdata_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:180]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tlast_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:181]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tvalid_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:182]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tready_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:183]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_c2h_tkeep_0' is not allowed [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_dma_pcie_ep.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:432]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:439]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:439]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:467]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:468]
WARNING: [VRFC 10-5021] port 'pci_exp_rxp' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:274]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:15:15 ; elapsed = 00:06:12 . Memory (MB): peak = 8525.875 ; gain = 0.000 ; free physical = 55228 ; free virtual = 62612
INFO: [USF-XSim-69] 'elaborate' step finished in '372' seconds
launch_simulation: Time (s): cpu = 00:15:15 ; elapsed = 00:06:12 . Memory (MB): peak = 8525.875 ; gain = 0.000 ; free physical = 55228 ; free virtual = 62612
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8538.883 ; gain = 13.008 ; free physical = 54451 ; free virtual = 61822
relaunch_sim: Time (s): cpu = 00:15:22 ; elapsed = 00:06:22 . Memory (MB): peak = 8538.883 ; gain = 13.008 ; free physical = 54451 ; free virtual = 61822
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:439]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:467]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:468]
WARNING: [VRFC 10-5021] port 'pci_exp_rxp' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:274]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:15:05 ; elapsed = 00:06:05 . Memory (MB): peak = 8538.883 ; gain = 0.000 ; free physical = 55233 ; free virtual = 62604
INFO: [USF-XSim-69] 'elaborate' step finished in '366' seconds
launch_simulation: Time (s): cpu = 00:15:05 ; elapsed = 00:06:06 . Memory (MB): peak = 8538.883 ; gain = 0.000 ; free physical = 55232 ; free virtual = 62604
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8543.883 ; gain = 5.000 ; free physical = 54445 ; free virtual = 61817
relaunch_sim: Time (s): cpu = 00:15:19 ; elapsed = 00:06:17 . Memory (MB): peak = 8543.883 ; gain = 5.000 ; free physical = 54445 ; free virtual = 61817
run all
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
run: Time (s): cpu = 00:01:44 ; elapsed = 00:06:08 . Memory (MB): peak = 8543.883 ; gain = 0.000 ; free physical = 54444 ; free virtual = 61816
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/xphy_txp}} {{/board/xphy_txn}} {{/board/xphy_rxp}} {{/board/xphy_rxn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.tpu_transmit.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.tpu_transmit.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.tpu_transmit.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/tpu_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.tpu_transmit.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
[           142127629] : Transaction Reset Is De-asserted...
[           142131529] : Writing Cfg Addr [0x00000001]
[           142167529] : Reading Cfg Addr [0x00000032]
[           142195529] : Writing Cfg Addr [0x00000032]
[           143431504] : Transaction Link Is Up...
[           143439504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           144259504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           145439529] :    Check Max Link Speed = 2.5GT/s - PASSED
[           145439529] :    Check Negotiated Link Width = 1 - PASSED
[           145447529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           146267529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           147447504] :    Check Device/Vendor ID - PASSED
[           147455504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           148275504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           149455529] :    Check CMPS ID - PASSED
[           149455529] :    SYSTEM CHECK PASSED
[           149455529] : Inspecting Core Configuration Space...
[           149463529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           149871504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           150291529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           150691504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           151879529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152287504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152707504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           153107529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           154295529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           154703504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           155123504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           155523529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           156711504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157119529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157539504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           157939529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           159127504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159535529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159955504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           160355529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           161543504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           161951529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           162371504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           162771529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           163959504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164367529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164787504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           165187529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           166367504] PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN...
	BAR 0: VALUE = 00000000 RANGE = ffff0000 TYPE =  MEM32 MAPPED
	BAR 1: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 2: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 3: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 4: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 5: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	EROM : VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
[           166367504] : Setting Core Configuration Space...
[           166375504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           166783529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167191504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167203504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           167599529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167611529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168007504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168019504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168415529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168427529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
run: Time (s): cpu = 00:02:56 ; elapsed = 00:17:55 . Memory (MB): peak = 8544.891 ; gain = 0.000 ; free physical = 54307 ; free virtual = 61729
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:311]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:318]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'tpu_transmit' is not declared under prefix 'board' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:318]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2740]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2742]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:467]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:468]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1976]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinten_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinthold_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosintstrobe_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosinttestovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxosovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1983]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcommaalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpcsreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1986]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1987]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalign_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphalignen_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlypd_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphdlyreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxphovrden_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1992]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1993]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpmareset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxpolarity_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprbscntreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1996]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxprogdivreset_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gthe3.rxqpien_int' is out of bounds [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v:1999]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 55223 ; free virtual = 62609
INFO: [USF-XSim-69] 'elaborate' step finished in '189' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 55223 ; free virtual = 62609
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:311]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:318]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:324]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:318]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:467]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:468]
WARNING: [VRFC 10-5021] port 'sys_clk_p' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:274]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:14:11 ; elapsed = 00:05:32 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 55209 ; free virtual = 62566
INFO: [USF-XSim-69] 'elaborate' step finished in '332' seconds
launch_simulation: Time (s): cpu = 00:14:11 ; elapsed = 00:05:32 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 55210 ; free virtual = 62566
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:14:20 ; elapsed = 00:05:41 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 54594 ; free virtual = 61938
current_wave_config {board_behav.wcfg}
board_behav.wcfg
add_wave {{/board/EP/xdma_bpu_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22895  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46358  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46249  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 8676.938 ; gain = 0.000 ; free physical = 54519 ; free virtual = 61867
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L xdma_v4_1_8 -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_bpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:275]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:275]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c2h_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:402]
INFO: [VRFC 10-2458] undeclared symbol m_axis_h2c_tuser_0, assumed default net type wire [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:409]
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.sim/sim_1/behav/xsim'
xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 787df35f3ff049ecac8aacef5be5d688 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_7 -L gtwizard_ultrascale_v1_7_9 -L ten_gig_eth_pcs_pma_v6_0_18 -L ten_gig_eth_mac_v15_1_9 -L blk_mem_gen_v8_4_4 -L xdma_v4_1_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_c2h_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axis_h2c_tuser_0' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:409]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:479]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:480]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:481]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv:482]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv:3717]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/pci_exp_usrapp_tx.v Line: 3158 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_xdma_bpu_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
WARNING: [VRFC 10-3705] select index 126 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell(...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(STAGE...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rst(PHY_LA...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_sync(WIDTH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_rxeq(PHY_S...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gthe3_chann...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_gt...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt_gtwizard_to...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_gtwizard_top(P...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_phy_wrapper(SH...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_init_ctrl_defa...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_misc_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_lane_defa...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pipe_pipeline(...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req_8k_de...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_16k_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram_cpl_defau...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_w...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_t...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip_pcie3_uscale_c...
Compiling module xil_defaultlib.xdma_bpu_pcie3_ip
Compiling module xil_defaultlib.xdma_bpu_core_top(xlnx_ref_board...
Compiling module xil_defaultlib.xdma_bpu
Compiling module xil_defaultlib.xdma_app_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_bit_s...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_reset...
Compiling module gtwizard_ultrascale_v1_7_9.gtwizard_ultrascale_v1_7_9_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_pushstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:14:51 ; elapsed = 00:05:37 . Memory (MB): peak = 8808.996 ; gain = 0.000 ; free physical = 55214 ; free virtual = 62560
INFO: [USF-XSim-69] 'elaborate' step finished in '336' seconds
launch_simulation: Time (s): cpu = 00:14:52 ; elapsed = 00:05:37 . Memory (MB): peak = 8808.996 ; gain = 0.000 ; free physical = 55214 ; free virtual = 62560
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22898  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22898  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:15:17 ; elapsed = 00:05:48 . Memory (MB): peak = 8808.996 ; gain = 0.000 ; free physical = 54576 ; free virtual = 61922
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_bpu_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_bpu_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=1,USER_CLK_FREQ=1,CORE_CLK_FREQ=1,C_DATA_WIDTH=64,PCIE_LINK_SPEED=2,KEEP_WIDTH=2,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000010001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 1 	 PCIE Link Speed: 2
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Asserted...
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22898  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_22898  Scope: board.EP.mainnet_down10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[0].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[1].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[2].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[3].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[4].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[5].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[6].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tI .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_tQ .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8I .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46361  Scope: board.EP.tpu_pushstream.\buffer[7].axis_fifo_t8Q .inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[0].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[1].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[2].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[3].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[4].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[5].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[6].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_cos.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /board/EP/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_46252  Scope: board.EP.tpu_pushstream.radio_pushstream.radio_transmit.\duc_transmit[7].duc .duc_out_fifo_sin.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
[             4995000] : System Reset Is De-asserted...
[           142127629] : Transaction Reset Is De-asserted...
[           142131529] : Writing Cfg Addr [0x00000001]
[           142167529] : Reading Cfg Addr [0x00000032]
[           142195529] : Writing Cfg Addr [0x00000032]
[           143431504] : Transaction Link Is Up...
[           143439504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           144259504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           145439529] :    Check Max Link Speed = 2.5GT/s - PASSED
[           145439529] :    Check Negotiated Link Width = 1 - PASSED
[           145447529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           146267529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           147447504] :    Check Device/Vendor ID - PASSED
[           147455504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           148275504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           149455529] :    Check CMPS ID - PASSED
[           149455529] :    SYSTEM CHECK PASSED
[           149455529] : Inspecting Core Configuration Space...
[           149463529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           149871504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           150291529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           150691504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           151879529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152287504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           152707504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           153107529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           154295529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           154703504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           155123504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           155523529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           156711504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157119529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157539504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           157939529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           159127504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159535529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159955504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           160355529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           161543504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           161951529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           162371504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           162771529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           163959504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164367529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           164787504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           165187529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           166367504] PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN...
	BAR 0: VALUE = 00000000 RANGE = ffff0000 TYPE =  MEM32 MAPPED
	BAR 1: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 2: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 3: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 4: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 5: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	EROM : VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
[           166367504] : Setting Core Configuration Space...
[           166375504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           166783529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167191504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167203504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           167599529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           167611529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168007504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168019504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168415529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168427529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           168823504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168835504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           169231529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           169243529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           169639504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           169651504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           170059529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           170467504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           173647504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           174979529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           175687529] : Data read 1fc08006 from Address 0x0000
 XDMA BAR found : BAR           0 is XDMA BAR

[           175695529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           177027504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           177727504] : Data read 1fc08006 from Address 00000000
*** Running XDMA AXI-Stream test {dma_stream0}......
 **** XDMA AXI-ST *** 

 **** read Address at BAR0  = 00000000

 **** read Address at BAR1  = 00000000

 **** TASK DATA H2C ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         256

 **** Descriptor data *** data = 00, addr=         257

 **** Descriptor data *** data = 4b, addr=         258

 **** Descriptor data *** data = ad, addr=         259

 **** Descriptor data *** data = 80, addr=         260

 **** Descriptor data *** data = 00, addr=         261

 **** Descriptor data *** data = 00, addr=         262

 **** Descriptor data *** data = 00, addr=         263

 **** Descriptor data *** data = 00, addr=         264

 **** Descriptor data *** data = 04, addr=         265

 **** Descriptor data *** data = 00, addr=         266

 **** Descriptor data *** data = 00, addr=         267

 **** Descriptor data *** data = 00, addr=         268

 **** Descriptor data *** data = 00, addr=         269

 **** Descriptor data *** data = 00, addr=         270

 **** Descriptor data *** data = 00, addr=         271

 **** Descriptor data *** data = 00, addr=         272

 **** Descriptor data *** data = 00, addr=         273

 **** Descriptor data *** data = 00, addr=         274

 **** Descriptor data *** data = 00, addr=         275

 **** Descriptor data *** data = 00, addr=         276

 **** Descriptor data *** data = 00, addr=         277

 **** Descriptor data *** data = 00, addr=         278

 **** Descriptor data *** data = 00, addr=         279

 **** Descriptor data *** data = 00, addr=         280

 **** Descriptor data *** data = 00, addr=         281

 **** Descriptor data *** data = 00, addr=         282

 **** Descriptor data *** data = 00, addr=         283

 **** Descriptor data *** data = 00, addr=         284

 **** Descriptor data *** data = 00, addr=         285

 **** Descriptor data *** data = 00, addr=         286

 **** Descriptor data *** data = 00, addr=         287

 **** TASK DATA C2H ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         768

 **** Descriptor data *** data = 00, addr=         769

 **** Descriptor data *** data = 4b, addr=         770

 **** Descriptor data *** data = ad, addr=         771

 **** Descriptor data *** data = 80, addr=         772

 **** Descriptor data *** data = 00, addr=         773

 **** Descriptor data *** data = 00, addr=         774

 **** Descriptor data *** data = 00, addr=         775

 **** Descriptor data *** data = 00, addr=         776

 **** Descriptor data *** data = 00, addr=         777

 **** Descriptor data *** data = 00, addr=         778

 **** Descriptor data *** data = 00, addr=         779

 **** Descriptor data *** data = 00, addr=         780

 **** Descriptor data *** data = 00, addr=         781

 **** Descriptor data *** data = 00, addr=         782

 **** Descriptor data *** data = 00, addr=         783

 **** Descriptor data *** data = 00, addr=         784

 **** Descriptor data *** data = 08, addr=         785

 **** Descriptor data *** data = 00, addr=         786

 **** Descriptor data *** data = 00, addr=         787

 **** Descriptor data *** data = 00, addr=         788

 **** Descriptor data *** data = 00, addr=         789

 **** Descriptor data *** data = 00, addr=         790

 **** Descriptor data *** data = 00, addr=         791

 **** Descriptor data *** data = 00, addr=         792

 **** Descriptor data *** data = 00, addr=         793

 **** Descriptor data *** data = 00, addr=         794

 **** Descriptor data *** data = 00, addr=         795

 **** Descriptor data *** data = 00, addr=         796

 **** Descriptor data *** data = 00, addr=         797

 **** Descriptor data *** data = 00, addr=         798

 **** Descriptor data *** data = 00, addr=         799

[           177735504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           179075529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           179767529] : Data read 1fc08006 from Address 00000000
[           179767529] : Sending Data write task at address 00004080 with data 00000100
[           179775529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180175504] : Done register write!!
[           180175504] : Sending Data write task at address 00005080 with data 00000300
[           180183504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180583529] : Done register write!!
[           180583529] : Sending Data write task at address 00000088 with data 00000000
[           180591529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180991504] : Done register write!!
[           180991504] : Sending Data write task at address 0000008c with data 00000000
[           180999504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           181399529] : Done register write!!
[           181399529] : Sending Data write task at address 00001088 with data 00000080
[           181407529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           181807504] : Done register write!!
[           181807504] : Sending Data write task at address 0000108c with data 00000000
[           181815504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           182215529] : Done register write!!
 **** Start DMA Stream for both H2C and C2H transfer ***

[           182215529] : Sending Data write task at address 00001004 with data 02fffe7f
[           182223529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           182623504] : Done register write!!
[           182623504] : Sending Data write task at address 00000004 with data 02fffe7f
------Compare C2H Data--------

payload_bytes = 00000080, data_beat_count = 00000004

[           182631504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           183031529] : Done register write!!
[           183691529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 300, cq_data = 0c0
 ***** TSK_TX_COMPLETION_DATA ****** addr =  768., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           183703529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           183703529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           184091504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 100, cq_data = 040
 ***** TSK_TX_COMPLETION_DATA ****** addr =  256., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           184103504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           184103504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           185787504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 400, cq_data = 100
 ***** TSK_TX_COMPLETION_DATA ****** addr = 1024., byte_count = 128, len =   32, comp_status = 0

length =   27 

length =   19 

length =   11 

[           185807504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
length =    3 

-- C2H data at RP = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- C2H data at RP = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- C2H data at RP = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- C2H data at RP = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

-- Data Stored in TB = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- Data Stored in TB = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- Data Stored in TB = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- Data Stored in TB = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

*** C2H Transfer Data MATCHES ***

[           189001504] : XDMA C2H Test Completed Successfully
[           189003504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           189007504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           189099504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           190339504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           191039529] : Data read 00000006 from Address 00001040
**** C2H status = 00000006

[           191047529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           192387529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           193079504] : Data read 00000006 from Address 00000040
**** H2C status = 00000006

[           193087504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           194419504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           195119504] : Data read 00000001 from Address 00000048
**** H2C Decsriptor Count = 00000001

[           195127504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           196467529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           197159529] : Data read 00000001 from Address 00001048
**** C2H Decsriptor Count = 00000001

[           197167529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           198499504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           199199504] : Data read 00000006 from Address 00001040
[           199207504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           200547529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           201239529] : Data read 00000006 from Address 00000040
[           201239529] : Sending Data write task at address 00001004 with data 00000000
[           201247529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           201647504] : Done register write!!
[           201647504] : Sending Data write task at address 00000004 with data 00000000
[           201655504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           202055529] : Done register write!!
 **** Start DMA Stream for both H2C and C2H transfer ***

[           202065529] : Sending Data write task at address 00001004 with data 02fffe7f
[           202071529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           202471504] : Done register write!!
[           202471504] : Sending Data write task at address 00000004 with data 02fffe7f
------Compare C2H Data--------

payload_bytes = 00000080, data_beat_count = 00000004

[           202479504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           202879529] : Done register write!!
[           203499504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 300, cq_data = 0c0
 ***** TSK_TX_COMPLETION_DATA ****** addr =  768., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           203511529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           203511529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           203915504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 100, cq_data = 040
 ***** TSK_TX_COMPLETION_DATA ****** addr =  256., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           203927504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           203927504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           205611504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 400, cq_data = 100
 ***** TSK_TX_COMPLETION_DATA ****** addr = 1024., byte_count = 128, len =   32, comp_status = 0

length =   27 

length =   19 

length =   11 

[           205631504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
length =    3 

-- C2H data at RP = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- C2H data at RP = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- C2H data at RP = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- C2H data at RP = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

-- Data Stored in TB = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- Data Stored in TB = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- Data Stored in TB = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- Data Stored in TB = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

*** C2H Transfer Data MATCHES ***

[           208825504] : XDMA C2H Test Completed Successfully
[           208827504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           208831504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           208923504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           210163529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
$finish called at time : 210760500 ps : File "/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" Line 252
run: Time (s): cpu = 00:06:02 ; elapsed = 00:23:03 . Memory (MB): peak = 8808.996 ; gain = 0.000 ; free physical = 54447 ; free virtual = 61854
set_property top tpu_transmit [current_fileset]
update_compile_order -fileset sources_1
save_wave_config {/home/caohy/Work/dual_line_process/xdma_bpu_tx/board_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 01:20:08 2020...
