module Load_Store_width_Decoder_RV32I
(
	input logic load,
	input logic store,
	input logic [7:0] decoded_f3,
	
	output logic [2:0] width
);
	logic [3:0] o_aux;
	always_comb
	begin
		case(decoded_f3)
		
			8'b00000010: o_aux = 3'b001;
			8'b00000100: o_aux = 3'b010;
			
			8'b00010000: o_aux = 3'b011;
			8'b00100000: o_aux = 3'b100;
			
			
			default: o_aux = 8'd0;
		endcase
	end
	
	assign o = (load || store) ? o_aux : 3'd0;

endmodule
