git clone --depth 1 --no-tags https://github.com/helvecio1/TB3_INF251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151895264
git clone --depth 1 --no-tags https://github.com/dmainz/FPGA_3ESK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146091829
git clone --depth 1 --no-tags https://github.com/skylaryan/Combination-Padlock-Breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146491863
git clone --depth 1 --no-tags https://github.com/RuiqiW/whac_a_mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146689564
git clone --depth 1 --no-tags https://github.com/maxwell2ic2ai/ASICLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148324174
git clone --depth 1 --no-tags https://github.com/YidaCode/Basys3_HC-SR04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148265491
git clone --depth 1 --no-tags https://github.com/Asl28/calc1_selfchecking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146128733
git clone --depth 1 --no-tags https://github.com/ssreekanth2000/Comp-HW-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148524814
git clone --depth 1 --no-tags https://github.com/Pan-Masala/dontlookhere.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148815610
git clone --depth 1 --no-tags https://github.com/GongYuchuan/verilog-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148780522
git clone --depth 1 --no-tags https://github.com/mgalvc/sd-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149523240
git clone --depth 1 --no-tags https://github.com/jialou123/Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149527095
git clone --depth 1 --no-tags https://github.com/wei8596/Digital_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149882762
git clone --depth 1 --no-tags https://github.com/jwjunwu/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149682819
git clone --depth 1 --no-tags https://github.com/Qurey/multi-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149840176
git clone --depth 1 --no-tags https://github.com/EdenHabte/Verilog-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150610027
git clone --depth 1 --no-tags https://github.com/Mixbap/AES_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150622405
git clone --depth 1 --no-tags https://github.com/mlendino/HardwareDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150363567
git clone --depth 1 --no-tags https://github.com/PabloVizard/ISL-TP01-Conversao-para-Codigo-Morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150738472
git clone --depth 1 --no-tags https://github.com/avtant/Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146848775
git clone --depth 1 --no-tags https://github.com/chaserlife/sd_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147053898
git clone --depth 1 --no-tags https://github.com/ryanleebunch/resampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146324357
git clone --depth 1 --no-tags https://github.com/niraj9493/CMPE200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147125195
git clone --depth 1 --no-tags https://github.com/snehamaharjan/Verilog-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143750342
git clone --depth 1 --no-tags https://github.com/CookiesChen/Vivado-Multi-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149629477
git clone --depth 1 --no-tags https://github.com/respeut/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150458397
git clone --depth 1 --no-tags https://github.com/bowenzheng9749/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150349459
git clone --depth 1 --no-tags https://github.com/chkeita/ov7675.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152198935
git clone --depth 1 --no-tags https://github.com/IagoAbal/abc-papers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143887716
git clone --depth 1 --no-tags https://github.com/ymahajan456/Expedited-QFS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144402784
git clone --depth 1 --no-tags https://github.com/0x00-pl/hello_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144139727
git clone --depth 1 --no-tags https://github.com/s3nu/risc-computer-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147274725
git clone --depth 1 --no-tags https://github.com/sauravpurva/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147639389
git clone --depth 1 --no-tags https://github.com/nightseas/rockchili-iohub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147645128
git clone --depth 1 --no-tags https://github.com/KuiLiangLin/verilog_freq_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146052370
git clone --depth 1 --no-tags https://github.com/Filosuf/router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147290605
git clone --depth 1 --no-tags https://github.com/danny-boby/verilog_cosa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148272525
git clone --depth 1 --no-tags https://github.com/snehashis1997/verilog-programing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149340073
git clone --depth 1 --no-tags https://github.com/jakeh12/verilator_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152509275
git clone --depth 1 --no-tags https://github.com/edcote/system99.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150174503
git clone --depth 1 --no-tags https://github.com/nobug-computer-organization-20180925/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150230126
git clone --depth 1 --no-tags https://github.com/rxg161230/Mini-stereo-digital-audio-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148928997
git clone --depth 1 --no-tags https://github.com/2manslkh/FPGA-1bit_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151588499
git clone --depth 1 --no-tags https://github.com/sam3110/3-stage-pipelines-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151820635
git clone --depth 1 --no-tags https://github.com/qiaosiyi/passivemeasurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151894793
git clone --depth 1 --no-tags https://github.com/ahmadmostafa10495/multiplexers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151980324
git clone --depth 1 --no-tags https://github.com/johnmesquitac/AKIRAPROC-Computational-System-Based-on-MIPS-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150361640
git clone --depth 1 --no-tags https://github.com/stevenfans/2-Player-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150641522
git clone --depth 1 --no-tags https://github.com/imartinezf/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150641200
git clone --depth 1 --no-tags https://github.com/gabrielms98/inf251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150643995
git clone --depth 1 --no-tags https://github.com/davidr99/LED-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150809468
git clone --depth 1 --no-tags https://github.com/OrionInnov/FPGA-Backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145087174
git clone --depth 1 --no-tags https://github.com/VladasZ/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151100145
git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/FPGA-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151255351
git clone --depth 1 --no-tags https://github.com/ssreekanth2000/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150987015
git clone --depth 1 --no-tags https://github.com/jeremyng123/fpgaMhp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151677780
git clone --depth 1 --no-tags https://github.com/DoubleCapitals/mhp_1d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151679491
git clone --depth 1 --no-tags https://github.com/Sancluse/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146863654
git clone --depth 1 --no-tags https://github.com/briantilley/6325_VLSI_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146935549
git clone --depth 1 --no-tags https://github.com/CookiesChen/Vivado-Single-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149628788
git clone --depth 1 --no-tags https://github.com/numato-jyothi/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144951464
git clone --depth 1 --no-tags https://github.com/joseph280996/Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144059750
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tp1-team-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145153114
git clone --depth 1 --no-tags https://github.com/absheth/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145882312
git clone --depth 1 --no-tags https://github.com/huynhnguyenvu89/CS147-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149053694
git clone --depth 1 --no-tags https://github.com/kaizensparc/vl6180x-ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149031508
git clone --depth 1 --no-tags https://github.com/cr-jqgao/AMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149066645
git clone --depth 1 --no-tags https://github.com/hossamfadeel/FFT-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146835004
git clone --depth 1 --no-tags https://github.com/jvictorrr/verilog-uber-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147281001
git clone --depth 1 --no-tags https://github.com/salcanmor/MAX31855-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146479393
git clone --depth 1 --no-tags https://github.com/yunzhil/Principles_of_Computer_Organization_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146635489
git clone --depth 1 --no-tags https://github.com/MalithaDilshan/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149799578
git clone --depth 1 --no-tags https://github.com/semioctave/AES_loop_unrolling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148211891
git clone --depth 1 --no-tags https://github.com/birio/dlx_ga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148201731
git clone --depth 1 --no-tags https://github.com/jessicaballard8/TrueHW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150032156
git clone --depth 1 --no-tags https://github.com/KhamzatNug/Fibonacci-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151920070
git clone --depth 1 --no-tags https://github.com/garyongguanjie/Full-Adder-Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151719465
git clone --depth 1 --no-tags https://github.com/coelhobf/INF-251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150527223
git clone --depth 1 --no-tags https://github.com/IS18-CPU4/MikeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150526583
git clone --depth 1 --no-tags https://github.com/shakaibsaleem/CALabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150397823
git clone --depth 1 --no-tags https://github.com/rudyghill/reaction-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150331006
git clone --depth 1 --no-tags https://github.com/cafelattte/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152065884
git clone --depth 1 --no-tags https://github.com/allen860614/DSD_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152087828
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152093435
git clone --depth 1 --no-tags https://github.com/tux3/veri-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151947946
git clone --depth 1 --no-tags https://github.com/ozkazanc/brick-breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152607786
git clone --depth 1 --no-tags https://github.com/ntwong0/sjsu-2018f-cmpe264-verif-small_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152327788
git clone --depth 1 --no-tags https://github.com/ggonzalez94/TpFinalArquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152337301
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152192090
git clone --depth 1 --no-tags https://github.com/kuoyaoming/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149209584
git clone --depth 1 --no-tags https://github.com/CompArchFA18/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151247529
git clone --depth 1 --no-tags https://github.com/Rajath-S/alu_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150121169
git clone --depth 1 --no-tags https://github.com/porya-gohary/4BitAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151312601
git clone --depth 1 --no-tags https://github.com/DuttaAbhigyan/n-bit-ALU-s-with-different-functionalities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146073027
git clone --depth 1 --no-tags https://github.com/VitorHugoOli/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146090779
git clone --depth 1 --no-tags https://github.com/grand3110/50.002-Mini-Hardware-Project-1-bit-Full-Adder-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151843799
git clone --depth 1 --no-tags https://github.com/SandyHao/EC605.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152455503
git clone --depth 1 --no-tags https://github.com/cpebud/CECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152155226
git clone --depth 1 --no-tags https://github.com/chenlin31/cl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152349480
