<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1683149251">
  <File Type="ROUTE-PWR" Name="AHBLITE_SYS_power_routed.rpt"/>
  <File Type="PA-TCL" Name="AHBLITE_SYS.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="AHBLITE_SYS_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="AHBLITE_SYS_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="AHBLITE_SYS.msk"/>
  <File Type="ROUTE-CLK" Name="AHBLITE_SYS_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="AHBLITE_SYS.vdi"/>
  <File Type="BG-BIT" Name="AHBLITE_SYS.bit"/>
  <File Type="BG-DRC" Name="AHBLITE_SYS.drc"/>
  <File Type="BG-BGN" Name="AHBLITE_SYS.bgn"/>
  <File Type="BG-BIN" Name="AHBLITE_SYS.bin"/>
  <File Type="BITSTR-RBT" Name="AHBLITE_SYS.rbt"/>
  <File Type="BITSTR-NKY" Name="AHBLITE_SYS.nky"/>
  <File Type="BITSTR-BMM" Name="AHBLITE_SYS_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="AHBLITE_SYS.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="AHBLITE_SYS_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="AHBLITE_SYS.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="AHBLITE_SYS.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="AHBLITE_SYS_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="AHBLITE_SYS.hwdef"/>
  <File Type="PLACE-IO" Name="AHBLITE_SYS_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="AHBLITE_SYS_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="AHBLITE_SYS_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="AHBLITE_SYS_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="AHBLITE_SYS_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="AHBLITE_SYS_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="AHBLITE_SYS_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="AHBLITE_SYS_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="AHBLITE_SYS_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="AHBLITE_SYS_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="AHBLITE_SYS_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="AHBLITE_SYS_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="AHBLITE_SYS_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="AHBLITE_SYS_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="AHBLITE_SYS_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="AHBLITE_SYS_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="AHBLITE_SYS_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="AHBLITE_SYS_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="AHBLITE_SYS_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="AHBLITE_SYS_opt.dcp"/>
  <File Type="PLACE-DCP" Name="AHBLITE_SYS_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="AHBLITE_SYS_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="AHBLITE_SYS_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="AHBLITE_SYS_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="AHBLITE_SYS_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="AHBLITE_SYS_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="AHBLITE_SYS_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="AHBLITE_SYS_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="AHBLITE_SYS_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="AHBLITE_SYS.pdi"/>
  <File Type="RCFI_FILE" Name="AHBLITE_SYS.rcfi"/>
  <File Type="CFI_FILE" Name="AHBLITE_SYS.cfi"/>
  <File Type="RNPI_FILE" Name="AHBLITE_SYS.rnpi"/>
  <File Type="NPI_FILE" Name="AHBLITE_SYS.npi"/>
  <File Type="RBD_FILE" Name="AHBLITE_SYS.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB2BRAM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB2BRAM.v"/>
        <Attr Name="ImportTime" Val="1682983476"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_7SEG/AHB7SEGDEC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_7SEG/AHB7SEGDEC.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBDCD.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBDCD.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_GPIO/AHBGPIO.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_GPIO/AHBGPIO.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBMUX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBMUX.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/AHBTIMER.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/AHBTIMER.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/AHBUART.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/AHBUART.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/AHBVGASYS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/AHBVGASYS.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files/lab_files/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files/lab_files/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v"/>
        <Attr Name="ImportTime" Val="1677635675"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/baudgen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/baudgen.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files/lab_files/FPGA/CortexM0-DS/cortexm0ds_logic.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files/lab_files/FPGA/CortexM0-DS/cortexm0ds_logic.v"/>
        <Attr Name="ImportTime" Val="1677635675"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/counter.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/dual_port_ram_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/dual_port_ram_sync.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/fifo.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/font_rom.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/font_rom.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/prescaler.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/prescaler.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_rx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_rx.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_tx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_tx.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_console.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_console.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_image.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_image.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_sync.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBLITE_SYS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBLITE_SYS.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="AHBLITE_SYS"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/Lab6_Nexys-A7-100T-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/Lab6_Nexys-A7-100T-Master.xdc"/>
        <Attr Name="ImportTime" Val="1681762290"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/AHBLITE_SYS.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
