[["Mapping HLL constructs into microcode for improved execution speed.", ["Veljko Milutinovic", "D. Roberts", "Kai Hwang"], "http://doi.acm.org/10.1145/800016.808207"], ["A microcoded multiprocessor crossbar network communications controller.", ["Clifford L. Hall"], "http://doi.acm.org/10.1145/800016.808208"], ["MASCO: An academic exercise in computer design using microprogramming.", ["Jack N. Fenner", "Jeffery A. Schmidt", "Houssam A. Halabi", "Dharma P. Agrawal"], "http://doi.acm.org/10.1145/800016.808209"], ["Architecture of a VLSI multiple ISA emulator.", ["J. L. Wilkes"], "http://doi.acm.org/10.1145/800016.808210"], ["Applications of pipelining to firmware.", ["David M. Proulx"], "http://doi.acm.org/10.1145/800016.808211"], ["A chip set microarchitecture for a high-performance VAX implementation.", ["John F. Brown III", "Richard L. Sites"], "http://doi.acm.org/10.1145/800016.808212"], ["Software tools used in the development of a VLSI VAX Microcomputer.", ["Robert Gries", "James A. Woodward"], "http://doi.acm.org/10.1145/800016.808213"], ["Design verification of a VLSI VAX microcomputer.", ["Sridhar Samudrala", "Charles Lo", "John F. Brown III", "Richard E. Calcagni"], "http://doi.acm.org/10.1145/800016.808214"], ["A prototype engineering tester for microcode and hardware debugging.", ["Will Sherwood"], "http://doi.acm.org/10.1145/800016.808215"], ["Patchable control store for reduced microcode risk in a VLSI VAX microcomputer.", ["Richard E. Calcagni", "Will Sherwood"], "http://doi.acm.org/10.1145/800016.808216"], ["An improvement of trace scheduling for global microcode compaction.", ["Bogong Su", "Shiyuan Ding", "Lan Jin"], "http://doi.acm.org/10.1145/800016.808217"], ["Microassembly and area reduction techniques for PLA microcode.", ["Christos A. Papachriston", "James M. Reuter"], "http://doi.acm.org/10.1145/800016.808218"], ["Compaction of two-level microprograms for a multiprocessor computer.", ["Takanobu Baba", "Mitsuru Ikeda", "Katsuhiro Yamazaki", "Kenzo Okuda"], "http://doi.acm.org/10.1145/800016.808219"], ["Improved instruction formation in the exhaustive local microcode compaction algorithm.", ["Richard P. Atkins"], "http://doi.acm.org/10.1145/800016.808220"], ["The generation of simulator-based systems for microcode development.", ["Colin C. Charlton", "D. Jackson", "Paul H. Leng"], "http://doi.acm.org/10.1145/800016.808221"], ["TDL: A hardware/microcode test language interpreter.", ["Gary Staas"], "http://doi.acm.org/10.1145/800016.808222"], ["A \"metasimulator\" for microcoded processors.", ["J. Eldridge"], "http://doi.acm.org/10.1145/800016.808223"], ["An algorithm for selection of migration candidates.", ["Bernhard Holtkamp", "P. Wagner"], "http://doi.acm.org/10.1145/800016.808224"], ["Migration implementation by integrating microprogramming and HLL programming.", ["Juha-Matti Heimonen", "Juha Heinanen"], "http://doi.acm.org/10.1145/800016.808225"], ["An automatic migration scheme based on modular microcode and structured firmware sequencing.", ["Christos A. Papachristou", "Venkata R. Immaneni", "D. B. Sarma"], "http://doi.acm.org/10.1145/800016.808226"], ["Transparent microprogramming in support of abstract type oriented dynamic vertical migration.", ["Edward M. Carter", "Robert I. Winner"], "http://doi.acm.org/10.1145/800016.808227"], ["The implementation of the attributed recursive descent architecture in VAX-11/780 microcode.", ["C. D. Ardoin", "J. L. Linn", "B. W. Reynolds"], "http://doi.acm.org/10.1145/800016.808228"], ["Alternative proposals for implementing Prolog concurrently and implications regarding their respective microarchitectures.", ["Carl Ponder", "Yale N. Patt"], "http://doi.acm.org/10.1145/800016.808229"], ["Sequential Prolog machine: Image and host architectures.", ["Evan Tick"], "http://doi.acm.org/10.1145/800016.808230"], ["Design decisions influencing the microarchitecture for a Prolog machine.", ["Tep P. Dobry", "Yale N. Patt", "Alvin M. Despain"], "http://doi.acm.org/10.1145/800016.808231"], ["Microcode verification using SDVS-the method and a case study.", ["Beth Levy"], "http://doi.acm.org/10.1145/800016.808232"], ["SDVS: A system for verifying microcode correctness.", ["Leo Marcus", "Stephen D. Crocker", "Jaisook Landauer"], "http://doi.acm.org/10.1145/800016.808233"], ["A new universal microprogram converter.", ["Kazutoshi Takahashi", "Etsuo Takahashi", "Tatsushige Bitoh", "Takao Sugimoto"], "http://doi.acm.org/10.1145/800016.808234"], ["A retargetable compiler for a high-level microprogramming language.", ["Peter Marwedel"], "http://doi.acm.org/10.1145/800016.808235"], ["Global methods in the flow graph approach to retargetable microcode generation.", ["Robert A. Mueller", "Joseph Varghese", "Vicki H. Allan"], "http://doi.acm.org/10.1145/800016.808236"], ["A survey of resource allocation methods in optimizing microcode compilers.", ["Robert A. Mueller", "Michael R. Duda", "Stephen M. OHaire"], "http://doi.acm.org/10.1145/800016.808237"], ["A model of clocked micro-architectures for firmware engineering and design automation applications.", ["Subrata Dasgupta"], "http://doi.acm.org/10.1145/800016.808238"], ["Logic programming applied to hardware design specification and verification.", ["Deepinder P. Sidhu"], "http://doi.acm.org/10.1145/800016.808239"], ["An axiomatization of low-level parallelism in microarchitectures.", ["Werner Damm"], "http://doi.acm.org/10.1145/800016.808240"]]