Analysis & Synthesis report for hdlogo_v1_0_0
Mon Jan 26 16:03:36 2015
Quartus II 64-Bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0|altsyncram_40j1:auto_generated
 13. Source assignments for LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated
 14. Source assignments for LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated
 15. Source assignments for LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_gj31:altsyncram4
 16. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 17. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated
 18. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p
 19. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p
 20. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram
 21. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp
 22. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp
 23. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp
 24. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9
 25. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp
 26. Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9
 27. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 28. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated
 29. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p
 30. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p
 31. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram
 32. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp
 33. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp
 34. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp
 35. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9
 36. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp
 37. Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9
 38. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 39. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated
 40. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p
 41. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p
 42. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram
 43. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp
 44. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp
 45. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp
 46. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9
 47. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp
 48. Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9
 49. Parameter Settings for Inferred Entity Instance: LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0
 50. Parameter Settings for Inferred Entity Instance: LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0
 51. Parameter Settings for Inferred Entity Instance: LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0
 52. Parameter Settings for Inferred Entity Instance: LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0
 53. Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst2|lpm_mult:Mult1
 54. Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst2|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst1|lpm_mult:Mult1
 56. Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst1|lpm_mult:Mult0
 57. Parameter Settings for User Entity Instance: LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 58. Parameter Settings for User Entity Instance: LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 59. Parameter Settings for User Entity Instance: LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component
 60. Partition Dependent Files
 61. Partition "DDR2_IF:DDR2_IF_inst" Resource Utilization by Entity
 62. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|mimic_state
 63. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command
 64. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state
 65. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|state
 66. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage
 67. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage
 68. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block
 69. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage
 70. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r
 71. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block
 72. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage
 73. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r
 74. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd
 75. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command
 76. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state
 77. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state
 78. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state
 79. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state
 80. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state
 81. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state
 82. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state
 83. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state
 84. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status
 85. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status
 86. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req
 87. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req
 88. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state
 89. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state
 90. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command
 91. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal
 92. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ac_state
 93. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state
 94. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command
 95. State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state
 96. Registers Protected by Synthesis
 97. Registers Removed During Synthesis
 98. Removed Registers Triggering Further Register Optimizations
 99. Multiplexer Restructuring Statistics (Restructuring Performed)
100. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|altsyncram_i0e1:FIFOram
101. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst
102. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio
103. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
104. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
105. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
106. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
107. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
108. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
109. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
110. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
111. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
112. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
113. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
114. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
115. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
116. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
117. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
118. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
119. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
120. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
121. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
122. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
123. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
124. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
125. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
126. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
127. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
128. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
129. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
130. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
131. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
132. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
133. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
134. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
135. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi
136. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated
137. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi
138. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated
139. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi
140. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated
141. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi
142. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated
143. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi
144. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated
145. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi
146. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated
147. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi
148. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated
149. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi
150. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated
151. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi
152. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated
153. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi
154. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated
155. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi
156. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated
157. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi
158. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated
159. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi
160. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated
161. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi
162. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated
163. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi
164. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated
165. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi
166. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated
167. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_tdh1:auto_generated
168. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
169. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct
170. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
171. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
172. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct
173. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
174. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
175. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct
176. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
177. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
178. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct
179. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
180. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
181. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct
182. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
183. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
184. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct
185. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
186. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
187. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct
188. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
189. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
190. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct
191. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
192. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
193. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct
194. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
195. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
196. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct
197. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
198. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
199. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct
200. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
201. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
202. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct
203. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
204. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
205. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct
206. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
207. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
208. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct
209. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
210. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
211. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct
212. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
213. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
214. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct
215. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
216. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
217. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct
218. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
219. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
220. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
221. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
222. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
223. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
224. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin
225. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
226. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct
227. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
228. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
229. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct
230. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
231. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
232. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper
233. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst
234. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin
235. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated
236. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk
237. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated
238. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
239. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
240. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
241. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
242. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
243. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
244. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
245. Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc
246. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
247. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo
248. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
249. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
250. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
251. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
252. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
253. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
254. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
255. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst
256. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio
257. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
258. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
259. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
260. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
261. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
262. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
263. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
264. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
265. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
266. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
267. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
268. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
269. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
270. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
271. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
272. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
273. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi
274. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi
275. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi
276. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi
277. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi
278. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi
279. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi
280. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi
281. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi
282. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi
283. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi
284. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi
285. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi
286. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi
287. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi
288. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi
289. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp
290. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
291. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
292. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc
293. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct
294. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
295. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct
296. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
297. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct
298. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
299. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct
300. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
301. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct
302. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
303. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct
304. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
305. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct
306. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
307. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct
308. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
309. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct
310. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
311. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct
312. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
313. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct
314. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
315. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct
316. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
317. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct
318. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
319. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct
320. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
321. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct
322. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
323. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct
324. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
325. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct
326. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
327. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
328. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
329. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
330. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin
331. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct
332. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
333. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct
334. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
335. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst
336. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin
337. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb
338. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb
339. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl
340. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe
341. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
342. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk
343. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component
344. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
345. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
346. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
347. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_pipe
348. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
349. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
350. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
351. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
352. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:write_clk_pipe
353. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
354. Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc
355. Partition Dependent Files
356. Partition "logo_key:comb_297" Resource Utilization by Entity
357. State Machine - |Top_HD_LogoInsert|logo_key:comb_297|state
358. State Machine - |Top_HD_LogoInsert|logo_key:comb_297|wr_state
359. State Machine - |Top_HD_LogoInsert|logo_key:comb_297|peak_detect:peak_detect_inst|state
360. Registers Removed During Synthesis
361. Removed Registers Triggering Further Register Optimizations
362. Registers Added for RAM Pass-Through Logic
363. Multiplexer Restructuring Statistics (Restructuring Performed)
364. Source assignments for logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0|altsyncram_9gk1:auto_generated
365. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component
366. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated
367. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_cm6:rdptr_g1p
368. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_84c:wrptr_g1p
369. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|altsyncram_7r01:fifo_ram
370. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp
371. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_tu8:dffpipe4
372. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:ws_dgrp
373. Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:ws_dgrp|dffpipe_tu8:dffpipe4
374. Source assignments for logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram|altsyncram_r5k1:altsyncram1
375. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0
376. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|new_rms:rms_ch12|lpm_mult:Mult0
377. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|lpm_mult:Mult0
378. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|lpm_mult:Mult0
379. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|lpm_mult:Mult0
380. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|gain:gain_inst4|lpm_mult:Mult0
381. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|lpm_mult:Mult0
382. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|lpm_mult:Mult0
383. Parameter Settings for Inferred Entity Instance: logo_key:comb_297|gain:gain_inst5|lpm_mult:Mult0
384. Parameter Settings for User Entity Instance: logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component
385. Parameter Settings for User Entity Instance: logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component
386. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component
387. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component
388. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component
389. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component
390. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component
391. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component
392. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component
393. Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component
394. Parameter Settings for User Entity Instance: logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component
395. Partition Dependent Files
396. Partition "pzdyqx:nabboc" Resource Utilization by Entity
397. Multiplexer Restructuring Statistics (Restructuring Performed)
398. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
399. Partition "sld_hub:auto_hub" Resource Utilization by Entity
400. Multiplexer Restructuring Statistics (Restructuring Performed)
401. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
402. Port Connectivity Checks: "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1"
403. Port Connectivity Checks: "logo_key:comb_297|Audio_Out:Audio_Out_Inst"
404. Port Connectivity Checks: "logo_key:comb_297|A_DELAY:delay_100ms"
405. Port Connectivity Checks: "logo_key:comb_297|new_rms:rms_ch12"
406. Port Connectivity Checks: "logo_key:comb_297|Audio:Audio_Inst2"
407. Port Connectivity Checks: "logo_key:comb_297|Audio:Audio_Inst1"
408. Port Connectivity Checks: "logo_key:comb_297"
409. Port Connectivity Checks: "DDR2_IF:DDR2_IF_inst"
410. Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyAnpha"
411. Port Connectivity Checks: "Convert20b210b:Convert10b_Inst_Anpha"
412. Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD"
413. Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyVideo"
414. Port Connectivity Checks: "Convert20b210b:Convert10b_Inst"
415. Port Connectivity Checks: "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD"
416. Port Connectivity Checks: "LineSync1:LineSync_BKGD"
417. Elapsed Time Per Partition
418. Analysis & Synthesis Messages
419. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 26 16:03:36 2015     ;
; Quartus II 64-Bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; hdlogo_v1_0_0                             ;
; Top-level Entity Name              ; Top_HD_LogoInsert                         ;
; Family                             ; Cyclone III                               ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40F484C7       ;                    ;
; Top-level entity name                                                      ; Top_HD_LogoInsert  ; hdlogo_v1_0_0      ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+-----------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                    ;
+-----------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------+
; FIFO_23x4.v                             ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/FIFO_23x4.v                             ;
; Key_Math.v                              ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/Key_Math.v                              ;
; lpm_add_sub1.v                          ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub1.v                          ;
; lpm_add_sub0.v                          ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub0.v                          ;
; lpm_mult0.v                             ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_mult0.v                             ;
; Convert20b210b.v                        ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/Convert20b210b.v                        ;
; Top_HD_LogoInsert.v                     ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/Top_HD_LogoInsert.v                     ;
; LineSync.v                              ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/LineSync.v                              ;
; DDR2_IF_auk_ddr_hp_controller_wrapper.v ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_auk_ddr_hp_controller_wrapper.v ;
; auk_ddr_hp_controller.vhd               ; yes             ; Encrypted Altera IP File          ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/auk_ddr_hp_controller.vhd               ;
; DDR2_IF_phy_alt_mem_phy_seq_wrapper.v   ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy_alt_mem_phy_seq_wrapper.v   ;
; DDR2_IF_phy_alt_mem_phy_seq.vhd         ; yes             ; User VHDL File                    ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy_alt_mem_phy_seq.vhd         ;
; DDR2_IF_phy.v                           ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy.v                           ;
; DDR2_IF_phy_alt_mem_phy.v               ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy_alt_mem_phy.v               ;
; DDR2_IF_phy_alt_mem_phy_pll.v           ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy_alt_mem_phy_pll.v           ;
; peak_detect.v                           ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/peak_detect.v                           ;
; gain.v                                  ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/gain.v                                  ;
; LineSync1.v                             ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/LineSync1.v                             ;
; A_DELAY.v                               ; yes             ; User Wizard-Generated File        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/A_DELAY.v                               ;
; new_rms.v                               ; yes             ; User Verilog HDL File             ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/new_rms.v                               ;
; alt_mem_phy_defines.v                   ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/alt_mem_phy_defines.v                   ;
; dcfifo.tdf                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf                                       ;
; lpm_counter.inc                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;
; altdpram.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                     ;
; a_graycounter.inc                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_graycounter.inc                                ;
; a_fefifo.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_fefifo.inc                                     ;
; a_gray2bin.inc                          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_gray2bin.inc                                   ;
; dffpipe.inc                             ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc                                      ;
; alt_sync_fifo.inc                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                ;
; lpm_compare.inc                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;
; altsyncram_fifo.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                              ;
; aglobal111.inc                          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                   ;
; db/dcfifo_oue1.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dcfifo_oue1.tdf                      ;
; db/a_gray2bin_ffb.tdf                   ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_gray2bin_ffb.tdf                   ;
; db/a_graycounter_cm6.tdf                ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_graycounter_cm6.tdf                ;
; db/a_graycounter_84c.tdf                ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_graycounter_84c.tdf                ;
; db/altsyncram_bu01.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_bu01.tdf                  ;
; db/dffpipe_ru8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dffpipe_ru8.tdf                      ;
; db/alt_synch_pipe_1u7.tdf               ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/alt_synch_pipe_1u7.tdf               ;
; db/dffpipe_su8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dffpipe_su8.tdf                      ;
; db/cmpr_v46.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cmpr_v46.tdf                         ;
; db/cmpr_u46.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cmpr_u46.tdf                         ;
; db/mux_a18.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/mux_a18.tdf                          ;
; ddr2_if.v                               ; yes             ; Auto-Found Wizard-Generated File  ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/ddr2_if.v                               ;
; ddr2_if_controller_phy.v                ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/ddr2_if_controller_phy.v                ;
; scfifo.tdf                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf                                       ;
; a_regfifo.inc                           ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_regfifo.inc                                    ;
; a_dpfifo.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_dpfifo.inc                                     ;
; a_i2fifo.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_i2fifo.inc                                     ;
; a_fffifo.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_fffifo.inc                                     ;
; a_f2fifo.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_f2fifo.inc                                     ;
; db/scfifo_kic1.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/scfifo_kic1.tdf                      ;
; db/a_dpfifo_ha51.tdf                    ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_dpfifo_ha51.tdf                    ;
; db/altsyncram_i0e1.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_i0e1.tdf                  ;
; db/cmpr_8r8.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cmpr_8r8.tdf                         ;
; db/cntr_lmb.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cntr_lmb.tdf                         ;
; db/cntr_2n7.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cntr_2n7.tdf                         ;
; db/cntr_mmb.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cntr_mmb.tdf                         ;
; altddio_in.tdf                          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altddio_in.tdf                                   ;
; stratix_ddio.inc                        ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ddio.inc                                 ;
; cyclone_ddio.inc                        ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                 ;
; db/ddio_in_0fd.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/ddio_in_0fd.tdf                      ;
; altsyncram.tdf                          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;
; lpm_mux.inc                             ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;
; lpm_decode.inc                          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;
; a_rdenreg.inc                           ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;
; altrom.inc                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                                       ;
; altram.inc                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                                       ;
; db/altsyncram_tdh1.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_tdh1.tdf                  ;
; altddio_out.tdf                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altddio_out.tdf                                  ;
; stratix_lcell.inc                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_lcell.inc                                ;
; db/ddio_out_egd.tdf                     ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/ddio_out_egd.tdf                     ;
; db/ddio_out_1jd.tdf                     ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/ddio_out_1jd.tdf                     ;
; db/altsyncram_4ni1.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_4ni1.tdf                  ;
; altpll.tdf                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                       ;
; stratix_pll.inc                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;
; stratixii_pll.inc                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;
; db/altpll_kkm3.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altpll_kkm3.tdf                      ;
; db/altpll_dyn_phase_le_rfo.tdf          ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altpll_dyn_phase_le_rfo.tdf          ;
; db/altpll_dyn_phase_le_sfo.tdf          ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altpll_dyn_phase_le_sfo.tdf          ;
; db/altpll_dyn_phase_le_tfo.tdf          ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altpll_dyn_phase_le_tfo.tdf          ;
; altddio_bidir.tdf                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altddio_bidir.tdf                                ;
; db/ddio_bidir_e4h.tdf                   ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/ddio_bidir_e4h.tdf                   ;
; db/ddio_bidir_idf.tdf                   ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/ddio_bidir_idf.tdf                   ;
; logo_key.v                              ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/logo_key.v                              ;
; fifo_1x4.v                              ; yes             ; Auto-Found Wizard-Generated File  ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/fifo_1x4.v                              ;
; db/dcfifo_vre1.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dcfifo_vre1.tdf                      ;
; db/altsyncram_7r01.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_7r01.tdf                  ;
; db/alt_synch_pipe_t5d.tdf               ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/alt_synch_pipe_t5d.tdf               ;
; db/dffpipe_tu8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dffpipe_tu8.tdf                      ;
; audio.v                                 ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/audio.v                                 ;
; db/scfifo_gn21.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/scfifo_gn21.tdf                      ;
; db/a_dpfifo_nt21.tdf                    ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_dpfifo_nt21.tdf                    ;
; db/a_fefifo_3bf.tdf                     ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/a_fefifo_3bf.tdf                     ;
; db/cntr_io7.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cntr_io7.tdf                         ;
; db/dpram_i711.tdf                       ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/dpram_i711.tdf                       ;
; db/altsyncram_r5k1.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/altsyncram_r5k1.tdf                  ;
; db/cntr_6ob.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/cntr_6ob.tdf                         ;
; audio_mixer.v                           ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/audio_mixer.v                           ;
; audio_out.v                             ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/audio_out.v                             ;
; anpha.v                                 ; yes             ; Auto-Found Verilog HDL File       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/anpha.v                                 ;
; lpm_mult.tdf                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;
; multcore.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.inc                                     ;
; bypassff.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                                     ;
; altshift.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                                     ;
; db/mult_3vq.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/mult_3vq.tdf                         ;
; lpm_add_sub.tdf                         ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                  ;
; addcore.inc                             ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc                                      ;
; look_add.inc                            ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc                                     ;
; alt_stratix_add_sub.inc                 ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                          ;
; db/add_sub_4ph.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/add_sub_4ph.tdf                      ;
; db/add_sub_ash.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/add_sub_ash.tdf                      ;
; mux_96x24.v                             ; yes             ; Auto-Found Wizard-Generated File  ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/mux_96x24.v                             ;
; lpm_mux.tdf                             ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;
; muxlut.inc                              ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                                       ;
; db/mux_mtc.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/db/mux_mtc.tdf                          ;
; pzdyqx.vhd                              ; yes             ; Encrypted Megafunction            ; c:/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd                                       ;
; sld_hub.vhd                             ; yes             ; Encrypted Megafunction            ; c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ;
; sld_rom_sr.vhd                          ; yes             ; Encrypted Megafunction            ; c:/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;
+-----------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                    ; IP Include File                                                                       ;
+--------+----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; DDR2 High Performance Controller ; 9.1     ; N/A          ; N/A           ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst                                                                                                                                                                                                            ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/ddr2_if.v                     ;
; Altera ; DDR2 High Performance Controller ; N/A     ; Nov 2009     ; OpenCore Plus ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/auk_ddr_hp_controller.vhd     ;
; Altera ; altmemphy                        ; 9.1     ; N/A          ; N/A           ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst                                                                                                                            ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy.v                 ;
; Altera ; ALTPLL                           ; 9.1     ; N/A          ; N/A           ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/DDR2_IF_phy_alt_mem_phy_pll.v ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD                                                                                                                                                                                ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/FIFO_23x4.v                   ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD                                                                                                                                                                        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/FIFO_23x4.v                   ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD                                                                                                                                                                        ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/FIFO_23x4.v                   ;
; Altera ; FIFO                             ; 9.1     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms                                                                                                                                                                                           ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/A_DELAY.v                     ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst                                                                                                                                                                                          ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/fifo_1x4.v                    ;
; Altera ; LPM_MUX                          ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|MUX_96X24:MUX96X24_inst                                                                                                                                                                                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/mux_96x24.v                   ;
; Altera ; LPM_ADD_SUB                      ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1                                                                                                                                                                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub0.v                ;
; Altera ; LPM_ADD_SUB                      ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2                                                                                                                                                                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub1.v                ;
; Altera ; LPM_MULT                         ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst                                                                                                                                                                           ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_mult0.v                   ;
; Altera ; LPM_MULT                         ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4                                                                                                                                                                          ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_mult0.v                   ;
; Altera ; LPM_ADD_SUB                      ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub0:b2v_inst1                                                                                                                                                                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub0.v                ;
; Altera ; LPM_ADD_SUB                      ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub1:b2v_inst2                                                                                                                                                                       ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_add_sub1.v                ;
; Altera ; LPM_MULT                         ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst                                                                                                                                                                           ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_mult0.v                   ;
; Altera ; LPM_MULT                         ; N/A     ; N/A          ; N/A           ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4                                                                                                                                                                          ; E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/lpm_mult0.v                   ;
+--------+----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+----------------------------------------------------------+
; Partition Status Summary                                 ;
+----------------------+-------------+---------------------+
; Partition Name       ; Synthesized ; Reason              ;
+----------------------+-------------+---------------------+
; Top                  ; no          ; No relevant changes ;
; DDR2_IF:DDR2_IF_inst ; no          ; No relevant changes ;
; logo_key:comb_297    ; no          ; No relevant changes ;
; sld_hub:auto_hub     ; no          ; No relevant changes ;
+----------------------+-------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_HD_LogoInsert                               ; 416 (39)          ; 454 (51)     ; 96322       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Top_HD_LogoInsert                                                                                                                                                             ; work         ;
;    |Convert20b210b:Convert10b_Inst_Anpha|        ; 1 (1)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|Convert20b210b:Convert10b_Inst_Anpha                                                                                                                        ; work         ;
;    |Convert20b210b:Convert10b_Inst|              ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|Convert20b210b:Convert10b_Inst                                                                                                                              ; work         ;
;    |Key_Math:Key_Math_Inst1|                     ; 20 (20)           ; 40 (40)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst1                                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst1|lpm_mult:Mult0                                                                                                                      ; work         ;
;          |mult_fbt:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst1|lpm_mult:Mult0|mult_fbt:auto_generated                                                                                              ; work         ;
;       |lpm_mult:Mult1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst1|lpm_mult:Mult1                                                                                                                      ; work         ;
;          |mult_fbt:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst1|lpm_mult:Mult1|mult_fbt:auto_generated                                                                                              ; work         ;
;    |Key_Math:Key_Math_Inst2|                     ; 20 (20)           ; 30 (30)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst2                                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst2|lpm_mult:Mult0                                                                                                                      ; work         ;
;          |mult_fbt:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst2|lpm_mult:Mult0|mult_fbt:auto_generated                                                                                              ; work         ;
;       |lpm_mult:Mult1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst2|lpm_mult:Mult1                                                                                                                      ; work         ;
;          |mult_fbt:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_HD_LogoInsert|Key_Math:Key_Math_Inst2|lpm_mult:Mult1|mult_fbt:auto_generated                                                                                              ; work         ;
;    |LineSync1:LineSync_BKGD|                     ; 113 (88)          ; 89 (61)      ; 38564       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD                                                                                                                                     ; work         ;
;       |FIFO_23x4:FIFO_23x4_BGKD|                 ; 18 (0)            ; 24 (0)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|               ; 18 (0)            ; 24 (0)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component                                                                                    ; work         ;
;             |dcfifo_oue1:auto_generated|         ; 18 (4)            ; 24 (9)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated                                                         ; work         ;
;                |a_gray2bin_ffb:rdptr_g_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rdptr_g_gray2bin                         ; work         ;
;                |a_gray2bin_ffb:rs_dgwp_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rs_dgwp_gray2bin                         ; work         ;
;                |a_graycounter_84c:wrptr_g1p|     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p                             ; work         ;
;                |a_graycounter_cm6:rdptr_g1p|     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p                             ; work         ;
;                |alt_synch_pipe_1u7:rs_dgwp|      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp                              ; work         ;
;                   |dffpipe_su8:dffpipe9|         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9         ; work         ;
;                |altsyncram_bu01:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram                                ; work         ;
;                |dffpipe_ru8:rs_brp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp                                      ; work         ;
;                |dffpipe_ru8:rs_bwp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp                                      ; work         ;
;       |altshift_taps:data_out_buffer1_rtl_0|     ; 7 (0)             ; 4 (0)        ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0                                                                                                ; work         ;
;          |shift_taps_u4m:auto_generated|         ; 7 (2)             ; 4 (2)        ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0|shift_taps_u4m:auto_generated                                                                  ; work         ;
;             |altsyncram_gj31:altsyncram4|        ; 0 (0)             ; 0 (0)        ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_gj31:altsyncram4                                      ; work         ;
;             |cntr_tnf:cntr1|                     ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0|shift_taps_u4m:auto_generated|cntr_tnf:cntr1                                                   ; work         ;
;       |altsyncram:buffer_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 38420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0                                                                                                             ; work         ;
;          |altsyncram_60j1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 38420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated                                                                              ; work         ;
;    |LineSync:LineSync_BKGD_KeyAnpha|             ; 118 (100)         ; 96 (72)      ; 19254       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha                                                                                                                             ; work         ;
;       |FIFO_23x4:FIFO_23x4_BGKD|                 ; 18 (0)            ; 24 (0)       ; 44          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|               ; 18 (0)            ; 24 (0)       ; 44          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_oue1:auto_generated|         ; 18 (4)            ; 24 (9)       ; 44          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated                                                 ; work         ;
;                |a_gray2bin_ffb:rdptr_g_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_ffb:rs_dgwp_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_84c:wrptr_g1p|     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p                     ; work         ;
;                |a_graycounter_cm6:rdptr_g1p|     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_1u7:rs_dgwp|      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp                      ; work         ;
;                   |dffpipe_su8:dffpipe9|         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9 ; work         ;
;                |altsyncram_bu01:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 44          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram                        ; work         ;
;                |dffpipe_ru8:rs_brp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp                              ; work         ;
;                |dffpipe_ru8:rs_bwp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp                              ; work         ;
;       |altsyncram:buffer_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 19210       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0                                                                                                     ; work         ;
;          |altsyncram_40j1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 19210       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0|altsyncram_40j1:auto_generated                                                                      ; work         ;
;    |LineSync:LineSync_BKGD_KeyVideo|             ; 104 (86)          ; 102 (78)     ; 38504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo                                                                                                                             ; work         ;
;       |FIFO_23x4:FIFO_23x4_BGKD|                 ; 18 (0)            ; 24 (0)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|               ; 18 (0)            ; 24 (0)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_oue1:auto_generated|         ; 18 (4)            ; 24 (9)       ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated                                                 ; work         ;
;                |a_gray2bin_ffb:rdptr_g_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_ffb:rs_dgwp_gray2bin| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_84c:wrptr_g1p|     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p                     ; work         ;
;                |a_graycounter_cm6:rdptr_g1p|     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_1u7:rs_dgwp|      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp                      ; work         ;
;                   |dffpipe_su8:dffpipe9|         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9 ; work         ;
;                |altsyncram_bu01:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram                        ; work         ;
;                |dffpipe_ru8:rs_brp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp                              ; work         ;
;                |dffpipe_ru8:rs_bwp|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp                              ; work         ;
;       |altsyncram:buffer_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 38420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0                                                                                                     ; work         ;
;          |altsyncram_60j1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 38420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated                                                                      ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Convert20b210b:Convert10b_Inst_Anpha|buff_video[10..19]                                                                                  ; Lost fanout                                        ;
; Convert20b210b:Convert10b_Inst_Anpha|buff_second[10..19]                                                                                 ; Lost fanout                                        ;
; LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp|dffe8a[2] ; Lost fanout                                        ;
; LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp|dffe8a[2] ; Lost fanout                                        ;
; LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp|dffe8a[2] ; Lost fanout                                        ;
; LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp|dffe8a[2] ; Lost fanout                                        ;
; LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp|dffe8a[2]         ; Lost fanout                                        ;
; LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp|dffe8a[2]         ; Lost fanout                                        ;
; LineSync1:LineSync_BKGD|old_hblanking_ref                                                                                                ; Merged with LineSync1:LineSync_BKGD|HVF_ref_out[0] ;
; LineSync:LineSync_BKGD_KeyAnpha|old_hblanking_ref                                                                                        ; Merged with LineSync1:LineSync_BKGD|HVF_ref_out[0] ;
; LineSync:LineSync_BKGD_KeyVideo|old_hblanking_ref                                                                                        ; Merged with LineSync1:LineSync_BKGD|HVF_ref_out[0] ;
; Key_Math:Key_Math_Inst2|buff_key_in[0]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[0] ;
; Key_Math:Key_Math_Inst2|buff_key_in[1]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[1] ;
; Key_Math:Key_Math_Inst2|buff_key_in[2]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[2] ;
; Key_Math:Key_Math_Inst2|buff_key_in[3]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[3] ;
; Key_Math:Key_Math_Inst2|buff_key_in[4]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[4] ;
; Key_Math:Key_Math_Inst2|buff_key_in[5]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[5] ;
; Key_Math:Key_Math_Inst2|buff_key_in[6]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[6] ;
; Key_Math:Key_Math_Inst2|buff_key_in[7]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[7] ;
; Key_Math:Key_Math_Inst2|buff_key_in[8]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[8] ;
; Key_Math:Key_Math_Inst2|buff_key_in[9]                                                                                                   ; Merged with Key_Math:Key_Math_Inst1|buff_key_in[9] ;
; Total Number of Removed Registers = 39                                                                                                   ;                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                      ;
+-----------------------------------------------------+------------------------------------------------+------------+
; Register Name                                       ; Megafunction                                   ; Type       ;
+-----------------------------------------------------+------------------------------------------------+------------+
; LineSync:LineSync_BKGD_KeyAnpha|buffer_data[10..19] ; LineSync:LineSync_BKGD_KeyAnpha|buffer_rtl_0   ; RAM        ;
; LineSync:LineSync_BKGD_KeyVideo|buffer_data[0..19]  ; LineSync:LineSync_BKGD_KeyVideo|buffer_rtl_0   ; RAM        ;
; LineSync1:LineSync_BKGD|buffer_data[0..19]          ; LineSync1:LineSync_BKGD|buffer_rtl_0           ; RAM        ;
; BKGD_video[0..19]                                   ; LineSync1:LineSync_BKGD|data_out_buffer1_rtl_0 ; SHIFT_TAPS ;
; LineSync1:LineSync_BKGD|data_out_buffer[0..19]      ; LineSync1:LineSync_BKGD|data_out_buffer1_rtl_0 ; SHIFT_TAPS ;
; LineSync1:LineSync_BKGD|data_out_buffer1[0..19]     ; LineSync1:LineSync_BKGD|data_out_buffer1_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------+------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyAnpha|read_pointer[7] ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|LineSync:LineSync_BKGD_KeyVideo|read_pointer[7] ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|LineSync1:LineSync_BKGD|read_pointer[11]        ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0|altsyncram_40j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0|altsyncram_60j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_gj31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp|dffpipe_su8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LineSync:LineSync_BKGD_KeyAnpha|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 10                   ; Untyped                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                      ;
; NUMWORDS_A                         ; 1921                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 10                   ; Untyped                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                      ;
; NUMWORDS_B                         ; 1921                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_40j1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LineSync:LineSync_BKGD_KeyVideo|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 20                   ; Untyped                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                      ;
; NUMWORDS_A                         ; 1921                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 20                   ; Untyped                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                      ;
; NUMWORDS_B                         ; 1921                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_60j1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LineSync1:LineSync_BKGD|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 20                   ; Untyped                              ;
; WIDTHAD_A                          ; 11                   ; Untyped                              ;
; NUMWORDS_A                         ; 1921                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 20                   ; Untyped                              ;
; WIDTHAD_B                          ; 11                   ; Untyped                              ;
; NUMWORDS_B                         ; 1921                 ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_60j1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LineSync1:LineSync_BKGD|altshift_taps:data_out_buffer1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                     ;
; WIDTH          ; 20             ; Untyped                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                     ;
; CBXI_PARAMETER ; shift_taps_u4m ; Untyped                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst2|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 10          ; Untyped                  ;
; LPM_WIDTHB                                     ; 10          ; Untyped                  ;
; LPM_WIDTHP                                     ; 20          ; Untyped                  ;
; LPM_WIDTHR                                     ; 20          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fbt    ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst2|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 10          ; Untyped                  ;
; LPM_WIDTHB                                     ; 10          ; Untyped                  ;
; LPM_WIDTHP                                     ; 20          ; Untyped                  ;
; LPM_WIDTHR                                     ; 20          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fbt    ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst1|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 10          ; Untyped                  ;
; LPM_WIDTHB                                     ; 10          ; Untyped                  ;
; LPM_WIDTHP                                     ; 20          ; Untyped                  ;
; LPM_WIDTHR                                     ; 20          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fbt    ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Key_Math:Key_Math_Inst1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 10          ; Untyped                  ;
; LPM_WIDTHB                                     ; 10          ; Untyped                  ;
; LPM_WIDTHP                                     ; 20          ; Untyped                  ;
; LPM_WIDTHR                                     ; 20          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fbt    ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_oue1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                               ;
; CBXI_PARAMETER          ; dcfifo_oue1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LineSync:LineSync_BKGD_KeyAnpha|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                               ;
; CBXI_PARAMETER          ; dcfifo_oue1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                     ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; File                                        ; Location           ; Library ; Checksum                         ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc        ; Quartus II Install ; work    ; 5a44f50e786a1d286adceb22796b9f   ;
; libraries/megafunctions/a_gray2bin.inc      ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a2f89c3e13e   ;
; libraries/megafunctions/a_graycounter.inc   ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec505aa8  ;
; libraries/megafunctions/aglobal111.inc      ; Quartus II Install ; work    ; 9cc1f9de5ad83fc94dd171c3f7986bd  ;
; libraries/megafunctions/alt_sync_fifo.inc   ; Quartus II Install ; work    ; a019bef5b1e7379dfab915daa2a6c4   ;
; libraries/megafunctions/altdpram.inc        ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altsyncram_fifo.inc ; Quartus II Install ; work    ; 4b2b21790828dd59a04a16f08af58b   ;
; libraries/megafunctions/dcfifo.tdf          ; Quartus II Install ; work    ; 70b9603ae4a0d985f67137cfe328eec7 ;
; libraries/megafunctions/dffpipe.inc         ; Quartus II Install ; work    ; 5471cd80ee441dd293deca0963c9aa0  ;
; libraries/megafunctions/lpm_add_sub.inc     ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc     ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb11566  ;
; libraries/megafunctions/lpm_counter.inc     ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; Convert20b210b.v                            ; Project Directory  ; work    ; c0f31247ecc11bc328426abdc3738286 ;
; db/a_gray2bin_ffb.tdf                       ; Project Directory  ; work    ; a61e4495e3ef17667ba23814c2b4dd9c ;
; db/a_graycounter_84c.tdf                    ; Project Directory  ; work    ; cd346e292f12b14e32f99e7298364a79 ;
; db/a_graycounter_cm6.tdf                    ; Project Directory  ; work    ; d774d271f9bce0f323f6f525fd93cb2  ;
; db/alt_synch_pipe_1u7.tdf                   ; Project Directory  ; work    ; 87aca7ddeb2d282c1c277cbb74517aa6 ;
; db/altsyncram_bu01.tdf                      ; Project Directory  ; work    ; 4ae13dc17f809b6b14b08ecef3ac85f  ;
; db/cmpr_u46.tdf                             ; Project Directory  ; work    ; 5aac731278430bbf4ab196613eb3e62  ;
; db/cmpr_v46.tdf                             ; Project Directory  ; work    ; b735207de034f0ec6e02af2d9b465b7  ;
; db/dcfifo_oue1.tdf                          ; Project Directory  ; work    ; 8a71dbc96383e105bc5d1a51b4869b7  ;
; db/dffpipe_ru8.tdf                          ; Project Directory  ; work    ; 552784c2eabf93837325ec62e09e9a7b ;
; db/dffpipe_su8.tdf                          ; Project Directory  ; work    ; afb23a66ba8af88729e6cc3c429e912  ;
; db/mux_a18.tdf                              ; Project Directory  ; work    ; 224ef851a15a61fe243282bef01816f3 ;
; FIFO_23x4.v                                 ; Project Directory  ; work    ; 7938ab404736ff317c84e166449adead ;
; Key_Math.v                                  ; Project Directory  ; work    ; 2ec9a99ab409ac72c46a84872a245    ;
; LineSync.v                                  ; Project Directory  ; work    ; bcc3c88e81881e607ce1912aadefd968 ;
; LineSync1.v                                 ; Project Directory  ; work    ; ce1b951ef459d9f403c8c35b413b78   ;
; Top_HD_LogoInsert.v                         ; Project Directory  ; work    ; ba93f697930e8e822955c762537ec3a  ;
+---------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "DDR2_IF:DDR2_IF_inst" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_HD_LogoInsert                                                                          ; 2630 (0)          ; 2121 (0)     ; 3392        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |DDR2_IF:DDR2_IF_inst|                                                                   ; 2630 (1)          ; 2121 (0)     ; 3392        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|                                  ; 2629 (0)          ; 2121 (0)     ; 3392        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst                                                                                                                                                                                                                                                          ; work         ;
;          |DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst| ; 679 (22)          ; 366 (0)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst                                                                                                                                                                         ; work         ;
;             |auk_ddr_hp_controller:auk_ddr_hp_controller_inst|                              ; 657 (461)         ; 366 (156)    ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                                                                                        ; work         ;
;                |auk_ddr_hp_bank_details:bank_man|                                           ; 60 (60)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man                                                                                       ; work         ;
;                |auk_ddr_hp_input_buf:in_buf|                                                ; 100 (12)          ; 123 (15)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf                                                                                            ; work         ;
;                   |auk_ddr_hp_custom_fifo:my_fifo|                                          ; 88 (88)           ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo                                                             ; work         ;
;                |auk_ddr_hp_timers:\g_timers:0:bank_timer|                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer                                                                               ; work         ;
;                |auk_ddr_hp_timers:\g_timers:1:bank_timer|                                   ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer                                                                               ; work         ;
;                |auk_ddr_hp_timers:\g_timers:2:bank_timer|                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer                                                                               ; work         ;
;                |auk_ddr_hp_timers:\g_timers:3:bank_timer|                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer                                                                               ; work         ;
;                |scfifo:\g_local_buffered_if:reg_wdata_fifo|                                 ; 23 (0)            ; 17 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo                                                                             ; work         ;
;                   |scfifo_kic1:auto_generated|                                              ; 23 (3)            ; 17 (1)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated                                                  ; work         ;
;                      |a_dpfifo_ha51:dpfifo|                                                 ; 20 (9)            ; 16 (5)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo                             ; work         ;
;                         |altsyncram_i0e1:FIFOram|                                           ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|altsyncram_i0e1:FIFOram     ; work         ;
;                         |cntr_2n7:usedw_counter|                                            ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_2n7:usedw_counter      ; work         ;
;                         |cntr_lmb:rd_ptr_msb|                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_lmb:rd_ptr_msb         ; work         ;
;                         |cntr_mmb:wr_ptr|                                                   ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_mmb:wr_ptr             ; work         ;
;          |DDR2_IF_phy:DDR2_IF_phy_inst|                                                     ; 1950 (0)          ; 1755 (0)     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst                                                                                                                                                                                                                             ; work         ;
;             |DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|                          ; 1950 (0)          ; 1755 (0)     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst                                                                                                                                                                        ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|                     ; 113 (2)           ; 189 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc                                                                                                                 ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|                          ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|                         ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                 ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin                                  ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated      ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|                         ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                 ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin                                  ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated      ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|                         ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                 ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin                                  ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated      ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|                              ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                      ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin                                       ; work         ;
;                         |ddio_out_1jd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated           ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|                              ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                      ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin                                       ; work         ;
;                         |ddio_out_1jd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated           ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|                                 ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct                                                                         ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin                                          ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated              ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|                            ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                    ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin                                     ; work         ;
;                         |ddio_out_1jd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated         ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                          ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                  ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated       ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                    ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                            ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin                             ; work         ;
;                         |ddio_out_1jd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|                                 ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct                                                                         ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin                                          ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated              ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|                                  ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct                                                                          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin                                           ; work         ;
;                         |ddio_out_egd:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated               ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_clk_reset:clk|                                      ; 19 (15)           ; 49 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk                                                                                                                                  ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_pll:pll|                                         ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll                                                                                                  ; work         ;
;                      |altpll:altpll_component|                                              ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                          ; work         ;
;                         |altpll_kkm3:auto_generated|                                        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated                                               ; work         ;
;                            |altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2  ; work         ;
;                            |altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4  ; work         ;
;                            |altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5  ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                              ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe                                                                                  ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                        ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                               ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                       ; work         ;
;                      |ddio_bidir_idf:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated                                                         ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                       ; work         ;
;                      |ddio_bidir_e4h:auto_generated|                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated                                                         ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_dp_io:dpio|                                         ; 0 (0)             ; 256 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio                                                                                                                                     ; work         ;
;                   |altddio_in:dqs_group[0].dq[0].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[1].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[2].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[3].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[4].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[5].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[6].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[0].dq[7].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[0].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[1].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[2].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[3].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[4].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[5].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[6].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[1].dq[7].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[0].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[1].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[2].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[3].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[4].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[5].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[6].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[2].dq[7].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[0].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[1].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[2].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[3].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[4].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[5].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[6].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                   |altddio_in:dqs_group[3].dq[7].dqi|                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi                                                                                                   ; work         ;
;                      |ddio_in_0fd:auto_generated|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated                                                                        ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_mimic:mmc|                                          ; 27 (27)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc                                                                                                                                      ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|                               ; 26 (26)           ; 16 (16)      ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                           ; work         ;
;                      |altsyncram_4ni1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated                                                            ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_read_dp:rdp|                                        ; 8 (8)             ; 6 (6)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp                                                                                                                                    ; work         ;
;                   |altsyncram:half_rate_ram_gen.altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component                                                                                  ; work         ;
;                      |altsyncram_tdh1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_tdh1:auto_generated                                                   ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                            ; 1527 (0)          ; 735 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                        ; work         ;
;                   |DDR2_IF_phy_alt_mem_phy_seq:seq_inst|                                    ; 1527 (50)         ; 735 (52)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst                                                                                   ; work         ;
;                      |DDR2_IF_phy_alt_mem_phy_admin:admin|                                  ; 362 (362)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin                                               ; work         ;
;                      |DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|                                    ; 148 (148)         ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl                                                 ; work         ;
;                      |DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|                                    ; 849 (849)         ; 406 (406)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb                                                 ; work         ;
;                      |DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|                                    ; 118 (118)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb                                                 ; work         ;
;                |DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|                     ; 230 (230)         ; 480 (480)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|mimic_state ;
+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; mimic_state.011 ; mimic_state.010 ; mimic_state.001 ; mimic_state.000 ; mimic_state.100                                                                                                                                  ;
+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; mimic_state.000 ; 0               ; 0               ; 0               ; 0               ; 0                                                                                                                                                ;
; mimic_state.001 ; 0               ; 0               ; 1               ; 1               ; 0                                                                                                                                                ;
; mimic_state.010 ; 0               ; 1               ; 0               ; 1               ; 0                                                                                                                                                ;
; mimic_state.011 ; 1               ; 0               ; 0               ; 1               ; 0                                                                                                                                                ;
; mimic_state.100 ; 0               ; 0               ; 0               ; 1               ; 1                                                                                                                                                ;
+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+
; Name                                                        ; \ac_mux:ctrl_broadcast_r.command.cmd_tr_due ; \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup ; \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat ; \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat ; \ac_mux:ctrl_broadcast_r.command.cmd_was ; \ac_mux:ctrl_broadcast_r.command.cmd_poa ; \ac_mux:ctrl_broadcast_r.command.cmd_rdv ; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek ; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep ; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset ; \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp ; \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp ; \ac_mux:ctrl_broadcast_r.command.cmd_write_btp ; \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi ; \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr ; \ac_mux:ctrl_broadcast_r.command.cmd_init_dram ; \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise ; \ac_mux:ctrl_broadcast_r.command.cmd_idle ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+
; \ac_mux:ctrl_broadcast_r.command.cmd_idle                   ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 0                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise         ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 1                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_init_dram              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 1                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr            ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 1                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 1                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_write_btp              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 1                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 1                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp               ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 1                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 1                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 1                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek               ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 1                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_rdv                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 1                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_poa                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 1                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_was                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 1                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat        ; 0                                           ; 0                                                           ; 0                                                    ; 1                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat        ; 0                                           ; 0                                                           ; 1                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup ; 0                                           ; 1                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; \ac_mux:ctrl_broadcast_r.command.cmd_tr_due                 ; 1                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state                                                                                                                                                                                                                                                                                ;
+-------------------------------------+------------------------------+--------------------------+-----------------------+-------------------------------------+-----------------------------+------------------+-------------------------+-------------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------+------------------------+--------------------------+------------------------+-----------------------------+--------------------+
; Name                                ; last_state.s_non_operational ; last_state.s_operational ; last_state.s_tracking ; last_state.s_prep_customer_mr_setup ; last_state.s_tracking_setup ; last_state.s_poa ; last_state.s_adv_wr_lat ; last_state.s_adv_rd_lat ; last_state.s_was ; last_state.s_rdv ; last_state.s_rrp_seek ; last_state.s_rrp_sweep ; last_state.s_rrp_reset ; last_state.s_read_mtp ; last_state.s_write_mtp ; last_state.s_write_btp ; last_state.s_cal ; last_state.s_write_ihi ; last_state.s_prog_cal_mr ; last_state.s_init_dram ; last_state.s_phy_initialise ; last_state.s_reset ;
+-------------------------------------+------------------------------+--------------------------+-----------------------+-------------------------------------+-----------------------------+------------------+-------------------------+-------------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------+------------------------+--------------------------+------------------------+-----------------------------+--------------------+
; last_state.s_reset                  ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 0                  ;
; last_state.s_phy_initialise         ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 1                           ; 1                  ;
; last_state.s_init_dram              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 1                      ; 0                           ; 1                  ;
; last_state.s_prog_cal_mr            ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 1                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_write_ihi              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 1                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_cal                    ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_write_btp              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_write_mtp              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_read_mtp               ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_rrp_reset              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_rrp_sweep              ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_rrp_seek               ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 1                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_rdv                    ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 1                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_was                    ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 1                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_adv_rd_lat             ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 1                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_adv_wr_lat             ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 1                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_poa                    ; 0                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 1                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_tracking_setup         ; 0                            ; 0                        ; 0                     ; 0                                   ; 1                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_prep_customer_mr_setup ; 0                            ; 0                        ; 0                     ; 1                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_tracking               ; 0                            ; 0                        ; 1                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_operational            ; 0                            ; 1                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
; last_state.s_non_operational        ; 1                            ; 0                        ; 0                     ; 0                                   ; 0                           ; 0                ; 0                       ; 0                       ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                ; 0                      ; 0                        ; 0                      ; 0                           ; 1                  ;
+-------------------------------------+------------------------------+--------------------------+-----------------------+-------------------------------------+-----------------------------+------------------+-------------------------+-------------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------+------------------------+--------------------------+------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|state                                                                                                                                                                  ;
+--------------------------------+-------------------------+---------------------+------------------+--------------------------------+------------------------+-------------+--------------------+--------------------+-------------+-------------+------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------+-------------------+---------------------+-------------------+------------------------+---------------+
; Name                           ; state.s_non_operational ; state.s_operational ; state.s_tracking ; state.s_prep_customer_mr_setup ; state.s_tracking_setup ; state.s_poa ; state.s_adv_wr_lat ; state.s_adv_rd_lat ; state.s_was ; state.s_rdv ; state.s_rrp_seek ; state.s_rrp_sweep ; state.s_rrp_reset ; state.s_read_mtp ; state.s_write_mtp ; state.s_write_btp ; state.s_cal ; state.s_write_ihi ; state.s_prog_cal_mr ; state.s_init_dram ; state.s_phy_initialise ; state.s_reset ;
+--------------------------------+-------------------------+---------------------+------------------+--------------------------------+------------------------+-------------+--------------------+--------------------+-------------+-------------+------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------+-------------------+---------------------+-------------------+------------------------+---------------+
; state.s_reset                  ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 0             ;
; state.s_phy_initialise         ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 1                      ; 1             ;
; state.s_init_dram              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 1                 ; 0                      ; 1             ;
; state.s_prog_cal_mr            ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 1                   ; 0                 ; 0                      ; 1             ;
; state.s_write_ihi              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 1                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_cal                    ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 1           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_write_btp              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 1                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_write_mtp              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 1                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_read_mtp               ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 1                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_rrp_reset              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 1                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_rrp_sweep              ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 1                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_rrp_seek               ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 1                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_rdv                    ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 1           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_was                    ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 1           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_adv_rd_lat             ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 1                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_adv_wr_lat             ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 1                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_poa                    ; 0                       ; 0                   ; 0                ; 0                              ; 0                      ; 1           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_tracking_setup         ; 0                       ; 0                   ; 0                ; 0                              ; 1                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_prep_customer_mr_setup ; 0                       ; 0                   ; 0                ; 1                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_tracking               ; 0                       ; 0                   ; 1                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_operational            ; 0                       ; 1                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
; state.s_non_operational        ; 1                       ; 0                   ; 0                ; 0                              ; 0                      ; 0           ; 0                  ; 0                  ; 0           ; 0           ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0           ; 0                 ; 0                   ; 0                 ; 0                      ; 1             ;
+--------------------------------+-------------------------+---------------------+------------------+--------------------------------+------------------------+-------------+--------------------+--------------------+-------------+-------------+------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------+-------------------+---------------------+-------------------+------------------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+-------------------------------------------+---------------------------------+
; Name                                              ; int_ctrl_current_stage.cmd_tr_due ; int_ctrl_current_stage.cmd_prep_customer_mr_setup ; int_ctrl_current_stage.cmd_prep_adv_wr_lat ; int_ctrl_current_stage.cmd_prep_adv_rd_lat ; int_ctrl_current_stage.cmd_was ; int_ctrl_current_stage.cmd_poa ; int_ctrl_current_stage.cmd_rdv ; int_ctrl_current_stage.cmd_rrp_seek ; int_ctrl_current_stage.cmd_rrp_sweep ; int_ctrl_current_stage.cmd_rrp_reset ; int_ctrl_current_stage.cmd_read_mtp ; int_ctrl_current_stage.cmd_write_mtp ; int_ctrl_current_stage.cmd_write_btp ; int_ctrl_current_stage.cmd_write_ihi ; int_ctrl_current_stage.cmd_prog_cal_mr ; int_ctrl_current_stage.cmd_init_dram ; int_ctrl_current_stage.cmd_phy_initialise ; int_ctrl_current_stage.cmd_idle ;
+---------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+-------------------------------------------+---------------------------------+
; int_ctrl_current_stage.cmd_idle                   ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 0                               ;
; int_ctrl_current_stage.cmd_phy_initialise         ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 1                                         ; 1                               ;
; int_ctrl_current_stage.cmd_init_dram              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 1                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_prog_cal_mr            ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 1                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_write_ihi              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 1                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_write_btp              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 1                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_write_mtp              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 1                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_read_mtp               ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 1                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_rrp_reset              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 1                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_rrp_sweep              ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 1                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_rrp_seek               ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 1                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_rdv                    ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 1                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_poa                    ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 1                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_was                    ; 0                                 ; 0                                                 ; 0                                          ; 0                                          ; 1                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_prep_adv_rd_lat        ; 0                                 ; 0                                                 ; 0                                          ; 1                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_prep_adv_wr_lat        ; 0                                 ; 0                                                 ; 1                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_prep_customer_mr_setup ; 0                                 ; 1                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
; int_ctrl_current_stage.cmd_tr_due                 ; 1                                 ; 0                                                 ; 0                                          ; 0                                          ; 0                              ; 0                              ; 0                              ; 0                                   ; 0                                    ; 0                                    ; 0                                   ; 0                                    ; 0                                    ; 0                                    ; 0                                      ; 0                                    ; 0                                         ; 1                               ;
+---------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+-------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+
; Name                                           ; int_ctrl_prev_stage.cmd_tr_due ; int_ctrl_prev_stage.cmd_prep_customer_mr_setup ; int_ctrl_prev_stage.cmd_prep_adv_wr_lat ; int_ctrl_prev_stage.cmd_prep_adv_rd_lat ; int_ctrl_prev_stage.cmd_was ; int_ctrl_prev_stage.cmd_poa ; int_ctrl_prev_stage.cmd_rdv ; int_ctrl_prev_stage.cmd_rrp_seek ; int_ctrl_prev_stage.cmd_rrp_sweep ; int_ctrl_prev_stage.cmd_rrp_reset ; int_ctrl_prev_stage.cmd_read_mtp ; int_ctrl_prev_stage.cmd_write_mtp ; int_ctrl_prev_stage.cmd_write_btp ; int_ctrl_prev_stage.cmd_write_ihi ; int_ctrl_prev_stage.cmd_prog_cal_mr ; int_ctrl_prev_stage.cmd_init_dram ; int_ctrl_prev_stage.cmd_phy_initialise ; int_ctrl_prev_stage.cmd_idle ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+
; int_ctrl_prev_stage.cmd_idle                   ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 0                            ;
; int_ctrl_prev_stage.cmd_phy_initialise         ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 1                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_init_dram              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 1                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_prog_cal_mr            ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 1                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_write_ihi              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 1                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_write_btp              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 1                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_write_mtp              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 1                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_read_mtp               ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 1                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_rrp_reset              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 1                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_rrp_sweep              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 1                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_rrp_seek               ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 1                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_rdv                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 1                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_poa                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 1                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_was                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 1                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_prep_adv_rd_lat        ; 0                              ; 0                                              ; 0                                       ; 1                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_prep_adv_wr_lat        ; 0                              ; 0                                              ; 1                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_prep_customer_mr_setup ; 0                              ; 1                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; int_ctrl_prev_stage.cmd_tr_due                 ; 1                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block                                   ;
+-----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+
; Name                                          ; ctrl_mmi.ctrl_current_active_block.iram~reg0 ; ctrl_mmi.ctrl_current_active_block.setup~reg0 ; ctrl_mmi.ctrl_current_active_block.proc~reg0 ; ctrl_mmi.ctrl_current_active_block.dgrb~reg0 ; ctrl_mmi.ctrl_current_active_block.dgwb~reg0 ; ctrl_mmi.ctrl_current_active_block.admin~reg0 ; ctrl_mmi.ctrl_current_active_block.idle~reg0 ;
+-----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+
; ctrl_mmi.ctrl_current_active_block.idle~reg0  ; 0                                            ; 0                                             ; 0                                            ; 0                                            ; 0                                            ; 0                                             ; 0                                            ;
; ctrl_mmi.ctrl_current_active_block.admin~reg0 ; 0                                            ; 0                                             ; 0                                            ; 0                                            ; 0                                            ; 1                                             ; 1                                            ;
; ctrl_mmi.ctrl_current_active_block.dgwb~reg0  ; 0                                            ; 0                                             ; 0                                            ; 0                                            ; 1                                            ; 0                                             ; 1                                            ;
; ctrl_mmi.ctrl_current_active_block.dgrb~reg0  ; 0                                            ; 0                                             ; 0                                            ; 1                                            ; 0                                            ; 0                                             ; 1                                            ;
; ctrl_mmi.ctrl_current_active_block.proc~reg0  ; 0                                            ; 0                                             ; 1                                            ; 0                                            ; 0                                            ; 0                                             ; 1                                            ;
; ctrl_mmi.ctrl_current_active_block.setup~reg0 ; 0                                            ; 1                                             ; 0                                            ; 0                                            ; 0                                            ; 0                                             ; 1                                            ;
; ctrl_mmi.ctrl_current_active_block.iram~reg0  ; 1                                            ; 0                                             ; 0                                            ; 0                                            ; 0                                            ; 0                                             ; 1                                            ;
+-----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+
; Name                                                        ; ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_was~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 ; ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+
; ctrl_mmi.ctrl_current_stage.cmd_idle~reg0                   ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 0                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0         ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 1                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 1                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0            ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 1                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 1                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 1                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 1                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0               ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 1                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 1                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0              ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 1                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0               ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 1                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 1                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_poa~reg0                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 1                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_was~reg0                    ; 0                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 1                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0        ; 0                                           ; 0                                                           ; 0                                                    ; 1                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0        ; 0                                           ; 0                                                           ; 1                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 ; 0                                           ; 1                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
; ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0                 ; 1                                           ; 0                                                           ; 0                                                    ; 0                                                    ; 0                                        ; 0                                        ; 0                                        ; 0                                             ; 0                                              ; 0                                              ; 0                                             ; 0                                              ; 0                                              ; 0                                              ; 0                                                ; 0                                              ; 0                                                   ; 1                                         ;
+-------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+------------------------------------------------+--------------------------------------------+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------+------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------+--------------------------------------------+------------------------------------------+-----------------------------------------------+--------------------------------------+
; Name                                                  ; ctrl_mmi.master_state_r.s_non_operational~reg0 ; ctrl_mmi.master_state_r.s_operational~reg0 ; ctrl_mmi.master_state_r.s_tracking~reg0 ; ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 ; ctrl_mmi.master_state_r.s_tracking_setup~reg0 ; ctrl_mmi.master_state_r.s_poa~reg0 ; ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 ; ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 ; ctrl_mmi.master_state_r.s_was~reg0 ; ctrl_mmi.master_state_r.s_rdv~reg0 ; ctrl_mmi.master_state_r.s_rrp_seek~reg0 ; ctrl_mmi.master_state_r.s_rrp_sweep~reg0 ; ctrl_mmi.master_state_r.s_rrp_reset~reg0 ; ctrl_mmi.master_state_r.s_read_mtp~reg0 ; ctrl_mmi.master_state_r.s_write_mtp~reg0 ; ctrl_mmi.master_state_r.s_write_btp~reg0 ; ctrl_mmi.master_state_r.s_cal~reg0 ; ctrl_mmi.master_state_r.s_write_ihi~reg0 ; ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 ; ctrl_mmi.master_state_r.s_init_dram~reg0 ; ctrl_mmi.master_state_r.s_phy_initialise~reg0 ; ctrl_mmi.master_state_r.s_reset~reg0 ;
+-------------------------------------------------------+------------------------------------------------+--------------------------------------------+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------+------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------+--------------------------------------------+------------------------------------------+-----------------------------------------------+--------------------------------------+
; ctrl_mmi.master_state_r.s_reset~reg0                  ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 0                                    ;
; ctrl_mmi.master_state_r.s_phy_initialise~reg0         ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 1                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_init_dram~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 1                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_prog_cal_mr~reg0            ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 1                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_write_ihi~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 1                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_cal~reg0                    ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 1                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_write_btp~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 1                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_write_mtp~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 1                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_read_mtp~reg0               ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 1                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_rrp_reset~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 1                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_rrp_sweep~reg0              ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 1                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_rrp_seek~reg0               ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 1                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_rdv~reg0                    ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 1                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_was~reg0                    ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 1                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_adv_rd_lat~reg0             ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 1                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_adv_wr_lat~reg0             ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 1                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_poa~reg0                    ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 1                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_tracking_setup~reg0         ; 0                                              ; 0                                          ; 0                                       ; 0                                                     ; 1                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 ; 0                                              ; 0                                          ; 0                                       ; 1                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_tracking~reg0               ; 0                                              ; 0                                          ; 1                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_operational~reg0            ; 0                                              ; 1                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
; ctrl_mmi.master_state_r.s_non_operational~reg0        ; 1                                              ; 0                                          ; 0                                       ; 0                                                     ; 0                                             ; 0                                  ; 0                                         ; 0                                         ; 0                                  ; 0                                  ; 0                                       ; 0                                        ; 0                                        ; 0                                       ; 0                                        ; 0                                        ; 0                                  ; 0                                        ; 0                                          ; 0                                        ; 0                                             ; 1                                    ;
+-------------------------------------------------------+------------------------------------------------+--------------------------------------------+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------+------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------+--------------------------------------------+------------------------------------------+-----------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block         ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+
; Name                                       ; v_ctrl_mmi.ctrl_current_active_block.iram ; v_ctrl_mmi.ctrl_current_active_block.setup ; v_ctrl_mmi.ctrl_current_active_block.proc ; v_ctrl_mmi.ctrl_current_active_block.dgrb ; v_ctrl_mmi.ctrl_current_active_block.dgwb ; v_ctrl_mmi.ctrl_current_active_block.admin ; v_ctrl_mmi.ctrl_current_active_block.idle ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+
; v_ctrl_mmi.ctrl_current_active_block.idle  ; 0                                         ; 0                                          ; 0                                         ; 0                                         ; 0                                         ; 0                                          ; 0                                         ;
; v_ctrl_mmi.ctrl_current_active_block.admin ; 0                                         ; 0                                          ; 0                                         ; 0                                         ; 0                                         ; 1                                          ; 1                                         ;
; v_ctrl_mmi.ctrl_current_active_block.dgwb  ; 0                                         ; 0                                          ; 0                                         ; 0                                         ; 1                                         ; 0                                          ; 1                                         ;
; v_ctrl_mmi.ctrl_current_active_block.dgrb  ; 0                                         ; 0                                          ; 0                                         ; 1                                         ; 0                                         ; 0                                          ; 1                                         ;
; v_ctrl_mmi.ctrl_current_active_block.proc  ; 0                                         ; 0                                          ; 1                                         ; 0                                         ; 0                                         ; 0                                          ; 1                                         ;
; v_ctrl_mmi.ctrl_current_active_block.setup ; 0                                         ; 1                                          ; 0                                         ; 0                                         ; 0                                         ; 0                                          ; 1                                         ;
; v_ctrl_mmi.ctrl_current_active_block.iram  ; 1                                         ; 0                                          ; 0                                         ; 0                                         ; 0                                         ; 0                                          ; 1                                         ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------------------------+---------------------------------------------+--------------------------------------------------+----------------------------------------+
; Name                                                     ; v_ctrl_mmi.ctrl_current_stage.cmd_tr_due ; v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup ; v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat ; v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat ; v_ctrl_mmi.ctrl_current_stage.cmd_was ; v_ctrl_mmi.ctrl_current_stage.cmd_poa ; v_ctrl_mmi.ctrl_current_stage.cmd_rdv ; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek ; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep ; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset ; v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp ; v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp ; v_ctrl_mmi.ctrl_current_stage.cmd_write_btp ; v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi ; v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr ; v_ctrl_mmi.ctrl_current_stage.cmd_init_dram ; v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise ; v_ctrl_mmi.ctrl_current_stage.cmd_idle ;
+----------------------------------------------------------+------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------------------------+---------------------------------------------+--------------------------------------------------+----------------------------------------+
; v_ctrl_mmi.ctrl_current_stage.cmd_idle                   ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 0                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise         ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 1                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_init_dram              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 1                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr            ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 1                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 1                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_write_btp              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 1                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 1                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp               ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 1                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 1                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep              ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 1                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek               ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 1                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_rdv                    ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 1                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_poa                    ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 1                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_was                    ; 0                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 1                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat        ; 0                                        ; 0                                                        ; 0                                                 ; 1                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat        ; 0                                        ; 0                                                        ; 1                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup ; 0                                        ; 1                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
; v_ctrl_mmi.ctrl_current_stage.cmd_tr_due                 ; 1                                        ; 0                                                        ; 0                                                 ; 0                                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                          ; 0                                           ; 0                                           ; 0                                          ; 0                                           ; 0                                           ; 0                                           ; 0                                             ; 0                                           ; 0                                                ; 1                                      ;
+----------------------------------------------------------+------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------------------------+---------------------------------------------+--------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------+----------------------------------------------------+--------------------------------------------+---------------------------------+----------------------------------------+----------------------------------------+---------------------------------+---------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------+---------------------------------------+-----------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------------+
; Name                                               ; v_ctrl_mmi.master_state_r.s_non_operational ; v_ctrl_mmi.master_state_r.s_operational ; v_ctrl_mmi.master_state_r.s_tracking ; v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup ; v_ctrl_mmi.master_state_r.s_tracking_setup ; v_ctrl_mmi.master_state_r.s_poa ; v_ctrl_mmi.master_state_r.s_adv_wr_lat ; v_ctrl_mmi.master_state_r.s_adv_rd_lat ; v_ctrl_mmi.master_state_r.s_was ; v_ctrl_mmi.master_state_r.s_rdv ; v_ctrl_mmi.master_state_r.s_rrp_seek ; v_ctrl_mmi.master_state_r.s_rrp_sweep ; v_ctrl_mmi.master_state_r.s_rrp_reset ; v_ctrl_mmi.master_state_r.s_read_mtp ; v_ctrl_mmi.master_state_r.s_write_mtp ; v_ctrl_mmi.master_state_r.s_write_btp ; v_ctrl_mmi.master_state_r.s_cal ; v_ctrl_mmi.master_state_r.s_write_ihi ; v_ctrl_mmi.master_state_r.s_prog_cal_mr ; v_ctrl_mmi.master_state_r.s_init_dram ; v_ctrl_mmi.master_state_r.s_phy_initialise ; v_ctrl_mmi.master_state_r.s_reset ;
+----------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------+----------------------------------------------------+--------------------------------------------+---------------------------------+----------------------------------------+----------------------------------------+---------------------------------+---------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------+---------------------------------------+-----------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------------+
; v_ctrl_mmi.master_state_r.s_reset                  ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 0                                 ;
; v_ctrl_mmi.master_state_r.s_phy_initialise         ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 1                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_init_dram              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 1                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_prog_cal_mr            ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 1                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_write_ihi              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 1                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_cal                    ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 1                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_write_btp              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 1                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_write_mtp              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 1                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_read_mtp               ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 1                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_rrp_reset              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 1                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_rrp_sweep              ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 1                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_rrp_seek               ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 1                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_rdv                    ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 1                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_was                    ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 1                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_adv_rd_lat             ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 1                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_adv_wr_lat             ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 1                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_poa                    ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 1                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_tracking_setup         ; 0                                           ; 0                                       ; 0                                    ; 0                                                  ; 1                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup ; 0                                           ; 0                                       ; 0                                    ; 1                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_tracking               ; 0                                           ; 0                                       ; 1                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_operational            ; 0                                           ; 1                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
; v_ctrl_mmi.master_state_r.s_non_operational        ; 1                                           ; 0                                       ; 0                                    ; 0                                                  ; 0                                          ; 0                               ; 0                                      ; 0                                      ; 0                               ; 0                               ; 0                                    ; 0                                     ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                               ; 0                                     ; 0                                       ; 0                                     ; 0                                          ; 1                                 ;
+----------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------+----------------------------------------------------+--------------------------------------------+---------------------------------+----------------------------------------+----------------------------------------+---------------------------------+---------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------+---------------------------------------+-----------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd                                                                                                                                                                              ;
+-------------------------------------+---------------------+-------------------------------------+------------------------------+------------------------------+------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------------+-------------------+
; Name                                ; curr_cmd.cmd_tr_due ; curr_cmd.cmd_prep_customer_mr_setup ; curr_cmd.cmd_prep_adv_wr_lat ; curr_cmd.cmd_prep_adv_rd_lat ; curr_cmd.cmd_was ; curr_cmd.cmd_poa ; curr_cmd.cmd_rdv ; curr_cmd.cmd_rrp_seek ; curr_cmd.cmd_rrp_sweep ; curr_cmd.cmd_rrp_reset ; curr_cmd.cmd_read_mtp ; curr_cmd.cmd_write_mtp ; curr_cmd.cmd_write_btp ; curr_cmd.cmd_write_ihi ; curr_cmd.cmd_prog_cal_mr ; curr_cmd.cmd_init_dram ; curr_cmd.cmd_phy_initialise ; curr_cmd.cmd_idle ;
+-------------------------------------+---------------------+-------------------------------------+------------------------------+------------------------------+------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------------+-------------------+
; curr_cmd.cmd_idle                   ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 0                 ;
; curr_cmd.cmd_phy_initialise         ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 1                           ; 1                 ;
; curr_cmd.cmd_init_dram              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 1                      ; 0                           ; 1                 ;
; curr_cmd.cmd_prog_cal_mr            ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 1                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_write_ihi              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_write_btp              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_write_mtp              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_read_mtp               ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_rrp_reset              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_rrp_sweep              ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_rrp_seek               ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 1                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_rdv                    ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 1                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_poa                    ; 0                   ; 0                                   ; 0                            ; 0                            ; 0                ; 1                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_was                    ; 0                   ; 0                                   ; 0                            ; 0                            ; 1                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_prep_adv_rd_lat        ; 0                   ; 0                                   ; 0                            ; 1                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_prep_adv_wr_lat        ; 0                   ; 0                                   ; 1                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_prep_customer_mr_setup ; 0                   ; 1                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
; curr_cmd.cmd_tr_due                 ; 1                   ; 0                                   ; 0                            ; 0                            ; 0                ; 0                ; 0                ; 0                     ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                           ; 1                 ;
+-------------------------------------+---------------------+-------------------------------------+------------------------------+------------------------------+------------------+------------------+------------------+-----------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+
; Name                                                                      ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise ; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle                   ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 0                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise         ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 1                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 1                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr            ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 1                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 1                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 1                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 1                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp               ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 1                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 1                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep              ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 1                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek               ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 1                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv                    ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 1                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa                    ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 1                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was                    ; 0                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 1                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat        ; 0                                                         ; 0                                                                         ; 0                                                                  ; 1                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat        ; 0                                                         ; 0                                                                         ; 1                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup ; 0                                                         ; 1                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
; \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due                 ; 1                                                         ; 0                                                                         ; 0                                                                  ; 0                                                                  ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                           ; 0                                                            ; 0                                                            ; 0                                                            ; 0                                                              ; 0                                                            ; 0                                                                 ; 1                                                       ;
+---------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state                                                                                                          ;
+---------------------------------------+-------------------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+
; Name                                  ; sig_dgwb_last_state.s_release_admin ; sig_dgwb_last_state.s_write_wlat ; sig_dgwb_last_state.s_write_0011_step ; sig_dgwb_last_state.s_write_1100_step ; sig_dgwb_last_state.s_write_01_pairs ; sig_dgwb_last_state.s_write_mtp ; sig_dgwb_last_state.s_write_zeros ; sig_dgwb_last_state.s_write_ones ; sig_dgwb_last_state.s_write_btp ; sig_dgwb_last_state.s_wait_admin ; sig_dgwb_last_state.s_idle ;
+---------------------------------------+-------------------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+
; sig_dgwb_last_state.s_idle            ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 0                          ;
; sig_dgwb_last_state.s_wait_admin      ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 1                                ; 1                          ;
; sig_dgwb_last_state.s_write_btp       ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 1                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_ones      ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 1                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_zeros     ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 1                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_mtp       ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 1                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_01_pairs  ; 0                                   ; 0                                ; 0                                     ; 0                                     ; 1                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_1100_step ; 0                                   ; 0                                ; 0                                     ; 1                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_0011_step ; 0                                   ; 0                                ; 1                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_write_wlat      ; 0                                   ; 1                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
; sig_dgwb_last_state.s_release_admin   ; 1                                   ; 0                                ; 0                                     ; 0                                     ; 0                                    ; 0                               ; 0                                 ; 0                                ; 0                               ; 0                                ; 1                          ;
+---------------------------------------+-------------------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state                                                   ;
+----------------------------------+--------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------+
; Name                             ; sig_dgwb_state.s_release_admin ; sig_dgwb_state.s_write_wlat ; sig_dgwb_state.s_write_0011_step ; sig_dgwb_state.s_write_1100_step ; sig_dgwb_state.s_write_01_pairs ; sig_dgwb_state.s_write_mtp ; sig_dgwb_state.s_write_zeros ; sig_dgwb_state.s_write_ones ; sig_dgwb_state.s_write_btp ; sig_dgwb_state.s_wait_admin ; sig_dgwb_state.s_idle ;
+----------------------------------+--------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------+
; sig_dgwb_state.s_idle            ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 0                     ;
; sig_dgwb_state.s_wait_admin      ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 1                           ; 1                     ;
; sig_dgwb_state.s_write_btp       ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 1                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_ones      ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 1                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_zeros     ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 1                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_mtp       ; 0                              ; 0                           ; 0                                ; 0                                ; 0                               ; 1                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_01_pairs  ; 0                              ; 0                           ; 0                                ; 0                                ; 1                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_1100_step ; 0                              ; 0                           ; 0                                ; 1                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_0011_step ; 0                              ; 0                           ; 1                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_write_wlat      ; 0                              ; 1                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
; sig_dgwb_state.s_release_admin   ; 1                              ; 0                           ; 0                                ; 0                                ; 0                               ; 0                          ; 0                            ; 0                           ; 0                          ; 0                           ; 1                     ;
+----------------------------------+--------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+----------------------------+------------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state           ;
+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------+---------------------------------------------+
; Name                                                ; \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat ; \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp ; \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv ; \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp ; \ac_block:sig_addr_cmd_last_state.s_ac_relax ; \ac_block:sig_addr_cmd_last_state.s_ac_idle ;
+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------+---------------------------------------------+
; \ac_block:sig_addr_cmd_last_state.s_ac_idle         ; 0                                                  ; 0                                                   ; 0                                               ; 0                                               ; 0                                            ; 0                                           ;
; \ac_block:sig_addr_cmd_last_state.s_ac_relax        ; 0                                                  ; 0                                                   ; 0                                               ; 0                                               ; 1                                            ; 1                                           ;
; \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp     ; 0                                                  ; 0                                                   ; 0                                               ; 1                                               ; 0                                            ; 1                                           ;
; \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv     ; 0                                                  ; 0                                                   ; 1                                               ; 0                                               ; 0                                            ; 1                                           ;
; \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp ; 0                                                  ; 1                                                   ; 0                                               ; 0                                               ; 0                                            ; 1                                           ;
; \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat  ; 1                                                  ; 0                                                   ; 0                                               ; 0                                               ; 0                                            ; 1                                           ;
+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state ;
+------------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------+------------------------------------------------------------+
; Name                                           ; \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat ; \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp ; \ac_block:sig_addr_cmd_state.s_ac_read_rdv ; \ac_block:sig_addr_cmd_state.s_ac_read_mtp ; \ac_block:sig_addr_cmd_state.s_ac_relax ; \ac_block:sig_addr_cmd_state.s_ac_idle                     ;
+------------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------+------------------------------------------------------------+
; \ac_block:sig_addr_cmd_state.s_ac_idle         ; 0                                             ; 0                                              ; 0                                          ; 0                                          ; 0                                       ; 0                                                          ;
; \ac_block:sig_addr_cmd_state.s_ac_relax        ; 0                                             ; 0                                              ; 0                                          ; 0                                          ; 1                                       ; 1                                                          ;
; \ac_block:sig_addr_cmd_state.s_ac_read_mtp     ; 0                                             ; 0                                              ; 0                                          ; 1                                          ; 0                                       ; 1                                                          ;
; \ac_block:sig_addr_cmd_state.s_ac_read_rdv     ; 0                                             ; 0                                              ; 1                                          ; 0                                          ; 0                                       ; 1                                                          ;
; \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp ; 0                                             ; 1                                              ; 0                                          ; 0                                          ; 0                                       ; 1                                                          ;
; \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat  ; 1                                             ; 0                                              ; 0                                          ; 0                                          ; 0                                       ; 1                                                          ;
+------------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state                                                                                                                                               ;
+---------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+
; Name                                              ; \trk_block:sig_trk_last_state.s_trk_complete ; \trk_block:sig_trk_last_state.s_trk_adjust_resync ; \trk_block:sig_trk_last_state.s_trk_cdvw_drift ; \trk_block:sig_trk_last_state.s_trk_cdvw_wait ; \trk_block:sig_trk_last_state.s_trk_cdvw_calc ; \trk_block:sig_trk_last_state.s_trk_next_phase ; \trk_block:sig_trk_last_state.s_trk_mimic_sample ; \trk_block:sig_trk_last_state.s_trk_idle ; \trk_block:sig_trk_last_state.s_trk_init ;
+---------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+
; \trk_block:sig_trk_last_state.s_trk_init          ; 0                                            ; 0                                                 ; 0                                              ; 0                                             ; 0                                             ; 0                                              ; 0                                                ; 0                                        ; 0                                        ;
; \trk_block:sig_trk_last_state.s_trk_idle          ; 0                                            ; 0                                                 ; 0                                              ; 0                                             ; 0                                             ; 0                                              ; 0                                                ; 1                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_mimic_sample  ; 0                                            ; 0                                                 ; 0                                              ; 0                                             ; 0                                             ; 0                                              ; 1                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_next_phase    ; 0                                            ; 0                                                 ; 0                                              ; 0                                             ; 0                                             ; 1                                              ; 0                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_cdvw_calc     ; 0                                            ; 0                                                 ; 0                                              ; 0                                             ; 1                                             ; 0                                              ; 0                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_cdvw_wait     ; 0                                            ; 0                                                 ; 0                                              ; 1                                             ; 0                                             ; 0                                              ; 0                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_cdvw_drift    ; 0                                            ; 0                                                 ; 1                                              ; 0                                             ; 0                                             ; 0                                              ; 0                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_adjust_resync ; 0                                            ; 1                                                 ; 0                                              ; 0                                             ; 0                                             ; 0                                              ; 0                                                ; 0                                        ; 1                                        ;
; \trk_block:sig_trk_last_state.s_trk_complete      ; 1                                            ; 0                                                 ; 0                                              ; 0                                             ; 0                                             ; 0                                              ; 0                                                ; 0                                        ; 1                                        ;
+---------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state                                                                                                  ;
+----------------------------------------------+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------------+---------------------------------------------+-------------------------------------+-------------------------------------+
; Name                                         ; \trk_block:sig_trk_state.s_trk_complete ; \trk_block:sig_trk_state.s_trk_adjust_resync ; \trk_block:sig_trk_state.s_trk_cdvw_drift ; \trk_block:sig_trk_state.s_trk_cdvw_wait ; \trk_block:sig_trk_state.s_trk_cdvw_calc ; \trk_block:sig_trk_state.s_trk_next_phase ; \trk_block:sig_trk_state.s_trk_mimic_sample ; \trk_block:sig_trk_state.s_trk_idle ; \trk_block:sig_trk_state.s_trk_init ;
+----------------------------------------------+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------------+---------------------------------------------+-------------------------------------+-------------------------------------+
; \trk_block:sig_trk_state.s_trk_init          ; 0                                       ; 0                                            ; 0                                         ; 0                                        ; 0                                        ; 0                                         ; 0                                           ; 0                                   ; 0                                   ;
; \trk_block:sig_trk_state.s_trk_idle          ; 0                                       ; 0                                            ; 0                                         ; 0                                        ; 0                                        ; 0                                         ; 0                                           ; 1                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_mimic_sample  ; 0                                       ; 0                                            ; 0                                         ; 0                                        ; 0                                        ; 0                                         ; 1                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_next_phase    ; 0                                       ; 0                                            ; 0                                         ; 0                                        ; 0                                        ; 1                                         ; 0                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_cdvw_calc     ; 0                                       ; 0                                            ; 0                                         ; 0                                        ; 1                                        ; 0                                         ; 0                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_cdvw_wait     ; 0                                       ; 0                                            ; 0                                         ; 1                                        ; 0                                        ; 0                                         ; 0                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_cdvw_drift    ; 0                                       ; 0                                            ; 1                                         ; 0                                        ; 0                                        ; 0                                         ; 0                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_adjust_resync ; 0                                       ; 1                                            ; 0                                         ; 0                                        ; 0                                        ; 0                                         ; 0                                           ; 0                                   ; 1                                   ;
; \trk_block:sig_trk_state.s_trk_complete      ; 1                                       ; 0                                            ; 0                                         ; 0                                        ; 0                                        ; 0                                         ; 0                                           ; 0                                   ; 1                                   ;
+----------------------------------------------+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------------+---------------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------------------------------------+---------------------------------------------+----------------------------------------------------+--------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------+
; Name                                                   ; \rsc_block:sig_rsc_last_state.s_rsc_wait_iram ; \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw ; \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait ; \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc ; \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase ; \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw ; \rsc_block:sig_rsc_last_state.s_rsc_test_dq ; \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath ; \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm ; \rsc_block:sig_rsc_last_state.s_rsc_test_phase ; \rsc_block:sig_rsc_last_state.s_rsc_next_phase ; \rsc_block:sig_rsc_last_state.s_rsc_idle ;
+--------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------------------------------------+---------------------------------------------+----------------------------------------------------+--------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------+
; \rsc_block:sig_rsc_last_state.s_rsc_idle               ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 0                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_next_phase         ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 1                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_test_phase         ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 1                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 1                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath     ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 1                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_test_dq            ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 1                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw         ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 1                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase       ; 0                                             ; 0                                             ; 0                                             ; 0                                             ; 1                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc          ; 0                                             ; 0                                             ; 0                                             ; 1                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait          ; 0                                             ; 0                                             ; 1                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw          ; 0                                             ; 1                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
; \rsc_block:sig_rsc_last_state.s_rsc_wait_iram          ; 1                                             ; 0                                             ; 0                                             ; 0                                             ; 0                                                ; 0                                              ; 0                                           ; 0                                                  ; 0                                                      ; 0                                              ; 0                                              ; 1                                        ;
+--------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------------------------------------+---------------------------------------------+----------------------------------------------------+--------------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+---------------------------------------------+-------------------------------------------+----------------------------------------+-----------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------+
; Name                                              ; \rsc_block:sig_rsc_state.s_rsc_wait_iram ; \rsc_block:sig_rsc_state.s_rsc_seek_cdvw ; \rsc_block:sig_rsc_state.s_rsc_cdvw_wait ; \rsc_block:sig_rsc_state.s_rsc_cdvw_calc ; \rsc_block:sig_rsc_state.s_rsc_rewind_phase ; \rsc_block:sig_rsc_state.s_rsc_reset_cdvw ; \rsc_block:sig_rsc_state.s_rsc_test_dq ; \rsc_block:sig_rsc_state.s_rsc_flush_datapath ; \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm ; \rsc_block:sig_rsc_state.s_rsc_test_phase ; \rsc_block:sig_rsc_state.s_rsc_next_phase ; \rsc_block:sig_rsc_state.s_rsc_idle ;
+---------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+---------------------------------------------+-------------------------------------------+----------------------------------------+-----------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------+
; \rsc_block:sig_rsc_state.s_rsc_idle               ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 0                                   ;
; \rsc_block:sig_rsc_state.s_rsc_next_phase         ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 1                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_test_phase         ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 1                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 1                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_flush_datapath     ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 1                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_test_dq            ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 1                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_reset_cdvw         ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 1                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_rewind_phase       ; 0                                        ; 0                                        ; 0                                        ; 0                                        ; 1                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_cdvw_calc          ; 0                                        ; 0                                        ; 0                                        ; 1                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_cdvw_wait          ; 0                                        ; 0                                        ; 1                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_seek_cdvw          ; 0                                        ; 1                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
; \rsc_block:sig_rsc_state.s_rsc_wait_iram          ; 1                                        ; 0                                        ; 0                                        ; 0                                        ; 0                                           ; 0                                         ; 0                                      ; 0                                             ; 0                                                 ; 0                                         ; 0                                         ; 1                                   ;
+---------------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+---------------------------------------------+-------------------------------------------+----------------------------------------+-----------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status ;
+----------------------------------------------+-----------------------------------+----------------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                                         ; sig_cdvw_state.status.calculating ; sig_cdvw_state.status.multiple_equal_windows ; sig_cdvw_state.status.no_invalid_phases ; sig_cdvw_state.status.valid_result ; sig_cdvw_state.status.no_valid_phases                                                                                    ;
+----------------------------------------------+-----------------------------------+----------------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; sig_cdvw_state.status.no_valid_phases        ; 0                                 ; 0                                            ; 0                                       ; 0                                  ; 0                                                                                                                        ;
; sig_cdvw_state.status.valid_result           ; 0                                 ; 0                                            ; 0                                       ; 1                                  ; 1                                                                                                                        ;
; sig_cdvw_state.status.no_invalid_phases      ; 0                                 ; 0                                            ; 1                                       ; 0                                  ; 1                                                                                                                        ;
; sig_cdvw_state.status.multiple_equal_windows ; 0                                 ; 1                                            ; 0                                       ; 0                                  ; 1                                                                                                                        ;
; sig_cdvw_state.status.calculating            ; 1                                 ; 0                                            ; 0                                       ; 0                                  ; 1                                                                                                                        ;
+----------------------------------------------+-----------------------------------+----------------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status                  ;
+------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+
; Name                                                             ; \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases ; \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows ; \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases ; \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result ; \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating ;
+------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+
; \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating            ; 0                                                         ; 0                                                                ; 0                                                           ; 0                                                      ; 0                                                     ;
; \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result           ; 0                                                         ; 0                                                                ; 0                                                           ; 1                                                      ; 1                                                     ;
; \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases      ; 0                                                         ; 0                                                                ; 1                                                           ; 0                                                      ; 1                                                     ;
; \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows ; 0                                                         ; 1                                                                ; 0                                                           ; 0                                                      ; 1                                                     ;
; \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases        ; 1                                                         ; 0                                                                ; 0                                                           ; 0                                                      ; 1                                                     ;
+------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req                                                                                           ;
+--------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+------------------------------+---------------------------+----------------------------------+--------------------------------------+------------------------------+------------------------------+------------------------+
; Name                                 ; sig_rsc_req.s_rsc_wait_iram ; sig_rsc_req.s_rsc_seek_cdvw ; sig_rsc_req.s_rsc_cdvw_wait ; sig_rsc_req.s_rsc_cdvw_calc ; sig_rsc_req.s_rsc_rewind_phase ; sig_rsc_req.s_rsc_reset_cdvw ; sig_rsc_req.s_rsc_test_dq ; sig_rsc_req.s_rsc_flush_datapath ; sig_rsc_req.s_rsc_wait_for_idle_dimm ; sig_rsc_req.s_rsc_test_phase ; sig_rsc_req.s_rsc_next_phase ; sig_rsc_req.s_rsc_idle ;
+--------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+------------------------------+---------------------------+----------------------------------+--------------------------------------+------------------------------+------------------------------+------------------------+
; sig_rsc_req.s_rsc_idle               ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 0                      ;
; sig_rsc_req.s_rsc_next_phase         ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 1                            ; 1                      ;
; sig_rsc_req.s_rsc_test_phase         ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 1                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_wait_for_idle_dimm ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 1                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_flush_datapath     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 1                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_test_dq            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 1                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_reset_cdvw         ; 0                           ; 0                           ; 0                           ; 0                           ; 0                              ; 1                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_rewind_phase       ; 0                           ; 0                           ; 0                           ; 0                           ; 1                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_cdvw_calc          ; 0                           ; 0                           ; 0                           ; 1                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_cdvw_wait          ; 0                           ; 0                           ; 1                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_seek_cdvw          ; 0                           ; 1                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
; sig_rsc_req.s_rsc_wait_iram          ; 1                           ; 0                           ; 0                           ; 0                           ; 0                              ; 0                            ; 0                         ; 0                                ; 0                                    ; 0                            ; 0                            ; 1                      ;
+--------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+------------------------------+---------------------------+----------------------------------+--------------------------------------+------------------------------+------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req ;
+------------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                         ; sig_ac_req.s_ac_read_wd_lat ; sig_ac_req.s_ac_read_poa_mtp ; sig_ac_req.s_ac_read_rdv ; sig_ac_req.s_ac_read_mtp ; sig_ac_req.s_ac_relax ; sig_ac_req.s_ac_idle                                                                                                                                 ;
+------------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sig_ac_req.s_ac_idle         ; 0                           ; 0                            ; 0                        ; 0                        ; 0                     ; 0                                                                                                                                                    ;
; sig_ac_req.s_ac_relax        ; 0                           ; 0                            ; 0                        ; 0                        ; 1                     ; 1                                                                                                                                                    ;
; sig_ac_req.s_ac_read_mtp     ; 0                           ; 0                            ; 0                        ; 1                        ; 0                     ; 1                                                                                                                                                    ;
; sig_ac_req.s_ac_read_rdv     ; 0                           ; 0                            ; 1                        ; 0                        ; 0                     ; 1                                                                                                                                                    ;
; sig_ac_req.s_ac_read_poa_mtp ; 0                           ; 1                            ; 0                        ; 0                        ; 0                     ; 1                                                                                                                                                    ;
; sig_ac_req.s_ac_read_wd_lat  ; 1                           ; 0                            ; 0                        ; 0                        ; 0                     ; 1                                                                                                                                                    ;
+------------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------+-------------------------------+----------------------------------+----------------------------------+----------------------------------------+-----------------------------------------+---------------------------------+--------------------------------+-----------------------------------+----------------------------------+-------------------------------------+----------------------------------+----------------------------+
; Name                                    ; sig_dgrb_last_state.s_track ; sig_dgrb_last_state.s_poa_cal ; sig_dgrb_last_state.s_adv_wd_lat ; sig_dgrb_last_state.s_adv_rd_lat ; sig_dgrb_last_state.s_adv_rd_lat_setup ; sig_dgrb_last_state.s_rdata_valid_align ; sig_dgrb_last_state.s_seek_cdvw ; sig_dgrb_last_state.s_read_mtp ; sig_dgrb_last_state.s_test_phases ; sig_dgrb_last_state.s_reset_cdvw ; sig_dgrb_last_state.s_release_admin ; sig_dgrb_last_state.s_wait_admin ; sig_dgrb_last_state.s_idle ;
+-----------------------------------------+-----------------------------+-------------------------------+----------------------------------+----------------------------------+----------------------------------------+-----------------------------------------+---------------------------------+--------------------------------+-----------------------------------+----------------------------------+-------------------------------------+----------------------------------+----------------------------+
; sig_dgrb_last_state.s_idle              ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 0                          ;
; sig_dgrb_last_state.s_wait_admin        ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 1                                ; 1                          ;
; sig_dgrb_last_state.s_release_admin     ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 1                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_reset_cdvw        ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 1                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_test_phases       ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 1                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_read_mtp          ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 1                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_seek_cdvw         ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 1                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_rdata_valid_align ; 0                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 1                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_adv_rd_lat_setup  ; 0                           ; 0                             ; 0                                ; 0                                ; 1                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_adv_rd_lat        ; 0                           ; 0                             ; 0                                ; 1                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_adv_wd_lat        ; 0                           ; 0                             ; 1                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_poa_cal           ; 0                           ; 1                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
; sig_dgrb_last_state.s_track             ; 1                           ; 0                             ; 0                                ; 0                                ; 0                                      ; 0                                       ; 0                               ; 0                              ; 0                                 ; 0                                ; 0                                   ; 0                                ; 1                          ;
+-----------------------------------------+-----------------------------+-------------------------------+----------------------------------+----------------------------------+----------------------------------------+-----------------------------------------+---------------------------------+--------------------------------+-----------------------------------+----------------------------------+-------------------------------------+----------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state                                                                                                       ;
+------------------------------------+------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------+------------------------------+-----------------------------+--------------------------------+-----------------------------+-----------------------+
; Name                               ; sig_dgrb_state.s_track ; sig_dgrb_state.s_poa_cal ; sig_dgrb_state.s_adv_wd_lat ; sig_dgrb_state.s_adv_rd_lat ; sig_dgrb_state.s_adv_rd_lat_setup ; sig_dgrb_state.s_rdata_valid_align ; sig_dgrb_state.s_seek_cdvw ; sig_dgrb_state.s_read_mtp ; sig_dgrb_state.s_test_phases ; sig_dgrb_state.s_reset_cdvw ; sig_dgrb_state.s_release_admin ; sig_dgrb_state.s_wait_admin ; sig_dgrb_state.s_idle ;
+------------------------------------+------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------+------------------------------+-----------------------------+--------------------------------+-----------------------------+-----------------------+
; sig_dgrb_state.s_idle              ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 0                     ;
; sig_dgrb_state.s_wait_admin        ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 1                           ; 1                     ;
; sig_dgrb_state.s_release_admin     ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 1                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_reset_cdvw        ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 1                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_test_phases       ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 1                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_read_mtp          ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 1                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_seek_cdvw         ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 1                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_rdata_valid_align ; 0                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 1                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_adv_rd_lat_setup  ; 0                      ; 0                        ; 0                           ; 0                           ; 1                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_adv_rd_lat        ; 0                      ; 0                        ; 0                           ; 1                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_adv_wd_lat        ; 0                      ; 0                        ; 1                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_poa_cal           ; 0                      ; 1                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
; sig_dgrb_state.s_track             ; 1                      ; 0                        ; 0                           ; 0                           ; 0                                 ; 0                                  ; 0                          ; 0                         ; 0                            ; 0                           ; 0                              ; 0                           ; 1                     ;
+------------------------------------+------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------+------------------------------+-----------------------------+--------------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+
; Name                                           ; ctrl_dgrb_r.command.cmd_tr_due ; ctrl_dgrb_r.command.cmd_prep_customer_mr_setup ; ctrl_dgrb_r.command.cmd_prep_adv_wr_lat ; ctrl_dgrb_r.command.cmd_prep_adv_rd_lat ; ctrl_dgrb_r.command.cmd_was ; ctrl_dgrb_r.command.cmd_poa ; ctrl_dgrb_r.command.cmd_rdv ; ctrl_dgrb_r.command.cmd_rrp_seek ; ctrl_dgrb_r.command.cmd_rrp_sweep ; ctrl_dgrb_r.command.cmd_rrp_reset ; ctrl_dgrb_r.command.cmd_read_mtp ; ctrl_dgrb_r.command.cmd_write_mtp ; ctrl_dgrb_r.command.cmd_write_btp ; ctrl_dgrb_r.command.cmd_write_ihi ; ctrl_dgrb_r.command.cmd_prog_cal_mr ; ctrl_dgrb_r.command.cmd_init_dram ; ctrl_dgrb_r.command.cmd_phy_initialise ; ctrl_dgrb_r.command.cmd_idle ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+
; ctrl_dgrb_r.command.cmd_idle                   ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 0                            ;
; ctrl_dgrb_r.command.cmd_phy_initialise         ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 1                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_init_dram              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 1                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_prog_cal_mr            ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 1                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_write_ihi              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 1                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_write_btp              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 1                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_write_mtp              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 1                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_read_mtp               ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 1                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_rrp_reset              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 1                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_rrp_sweep              ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 1                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_rrp_seek               ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 1                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_rdv                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 1                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_poa                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 1                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_was                    ; 0                              ; 0                                              ; 0                                       ; 0                                       ; 1                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_prep_adv_rd_lat        ; 0                              ; 0                                              ; 0                                       ; 1                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_prep_adv_wr_lat        ; 0                              ; 0                                              ; 1                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_prep_customer_mr_setup ; 0                              ; 1                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
; ctrl_dgrb_r.command.cmd_tr_due                 ; 1                              ; 0                                              ; 0                                       ; 0                                       ; 0                           ; 0                           ; 0                           ; 0                                ; 0                                 ; 0                                 ; 0                                ; 0                                 ; 0                                 ; 0                                 ; 0                                   ; 0                                 ; 0                                      ; 1                            ;
+------------------------------------------------+--------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+----------------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal ;
+-------------------------+-------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                    ; nop_toggle_signal.rst_n ; nop_toggle_signal.odt ; nop_toggle_signal.cs_n ; nop_toggle_signal.cke ; nop_toggle_signal.we_n ; nop_toggle_signal.ras_n ; nop_toggle_signal.cas_n ; nop_toggle_signal.ba ; nop_toggle_signal.addr                                                                                 ;
+-------------------------+-------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; nop_toggle_signal.addr  ; 0                       ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                       ; 0                    ; 0                                                                                                      ;
; nop_toggle_signal.ba    ; 0                       ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                       ; 1                    ; 1                                                                                                      ;
; nop_toggle_signal.cas_n ; 0                       ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 1                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.ras_n ; 0                       ; 0                     ; 0                      ; 0                     ; 0                      ; 1                       ; 0                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.we_n  ; 0                       ; 0                     ; 0                      ; 0                     ; 1                      ; 0                       ; 0                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.cke   ; 0                       ; 0                     ; 0                      ; 1                     ; 0                      ; 0                       ; 0                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.cs_n  ; 0                       ; 0                     ; 1                      ; 0                     ; 0                      ; 0                       ; 0                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.odt   ; 0                       ; 1                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                       ; 0                    ; 1                                                                                                      ;
; nop_toggle_signal.rst_n ; 1                       ; 0                     ; 0                      ; 0                     ; 0                      ; 0                       ; 0                       ; 0                    ; 1                                                                                                      ;
+-------------------------+-------------------------+-----------------------+------------------------+-----------------------+------------------------+-------------------------+-------------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ac_state ;
+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------+
; Name          ; ac_state.s_14 ; ac_state.s_13 ; ac_state.s_12 ; ac_state.s_11 ; ac_state.s_10 ; ac_state.s_9 ; ac_state.s_8 ; ac_state.s_7 ; ac_state.s_6 ; ac_state.s_5 ; ac_state.s_4 ; ac_state.s_3 ; ac_state.s_2 ; ac_state.s_1 ; ac_state.s_0                                                                            ;
+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------+
; ac_state.s_0  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                                                                                       ;
; ac_state.s_1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1                                                                                       ;
; ac_state.s_2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1                                                                                       ;
; ac_state.s_3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_4  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_5  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_6  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_7  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_8  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_9  ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_10 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_11 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_12 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_13 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
; ac_state.s_14 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                                                                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state                                             ;
+----------------------------+-------------------------+----------------------+-----------------+--------------------+-----------------------+--------------------------+----------------+--------------------+----------------------+----------------------------+-----------------------+--------------+-------------------------+----------------------+---------------+
; Name                       ; state.s_non_operational ; state.s_refresh_done ; state.s_refresh ; state.s_dummy_wait ; state.s_prog_user_mrs ; state.s_access_precharge ; state.s_access ; state.s_access_act ; state.s_zq_cal_short ; state.s_topup_refresh_done ; state.s_topup_refresh ; state.s_idle ; state.s_program_cal_mrs ; state.s_run_init_seq ; state.s_reset ;
+----------------------------+-------------------------+----------------------+-----------------+--------------------+-----------------------+--------------------------+----------------+--------------------+----------------------+----------------------------+-----------------------+--------------+-------------------------+----------------------+---------------+
; state.s_reset              ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 0             ;
; state.s_run_init_seq       ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 1                    ; 1             ;
; state.s_program_cal_mrs    ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 1                       ; 0                    ; 1             ;
; state.s_idle               ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 1            ; 0                       ; 0                    ; 1             ;
; state.s_topup_refresh      ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 1                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_topup_refresh_done ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 1                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_zq_cal_short       ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 1                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_access_act         ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 1                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_access             ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 1              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_access_precharge   ; 0                       ; 0                    ; 0               ; 0                  ; 0                     ; 1                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_prog_user_mrs      ; 0                       ; 0                    ; 0               ; 0                  ; 1                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_dummy_wait         ; 0                       ; 0                    ; 0               ; 1                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_refresh            ; 0                       ; 0                    ; 1               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_refresh_done       ; 0                       ; 1                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
; state.s_non_operational    ; 1                       ; 0                    ; 0               ; 0                  ; 0                     ; 0                        ; 0              ; 0                  ; 0                    ; 0                          ; 0                     ; 0            ; 0                       ; 0                    ; 1             ;
+----------------------------+-------------------------+----------------------+-----------------+--------------------+-----------------------+--------------------------+----------------+--------------------+----------------------+----------------------------+-----------------------+--------------+-------------------------+----------------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------+-----------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------------------+--------------------------+--------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------------------+----------------------------------+--------------------------------+-------------------------------------+---------------------------+
; Name                                        ; ctrl_rec.command.cmd_tr_due ; ctrl_rec.command.cmd_prep_customer_mr_setup ; ctrl_rec.command.cmd_prep_adv_wr_lat ; ctrl_rec.command.cmd_prep_adv_rd_lat ; ctrl_rec.command.cmd_was ; ctrl_rec.command.cmd_poa ; ctrl_rec.command.cmd_rdv ; ctrl_rec.command.cmd_rrp_seek ; ctrl_rec.command.cmd_rrp_sweep ; ctrl_rec.command.cmd_rrp_reset ; ctrl_rec.command.cmd_read_mtp ; ctrl_rec.command.cmd_write_mtp ; ctrl_rec.command.cmd_write_btp ; ctrl_rec.command.cmd_write_ihi ; ctrl_rec.command.cmd_prog_cal_mr ; ctrl_rec.command.cmd_init_dram ; ctrl_rec.command.cmd_phy_initialise ; ctrl_rec.command.cmd_idle ;
+---------------------------------------------+-----------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------------------+--------------------------+--------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------------------+----------------------------------+--------------------------------+-------------------------------------+---------------------------+
; ctrl_rec.command.cmd_idle                   ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 0                         ;
; ctrl_rec.command.cmd_phy_initialise         ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 1                                   ; 1                         ;
; ctrl_rec.command.cmd_init_dram              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 1                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_prog_cal_mr            ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 1                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_write_ihi              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 1                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_write_btp              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 1                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_write_mtp              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 1                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_read_mtp               ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 1                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_rrp_reset              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 1                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_rrp_sweep              ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 1                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_rrp_seek               ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 1                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_rdv                    ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 1                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_poa                    ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 1                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_was                    ; 0                           ; 0                                           ; 0                                    ; 0                                    ; 1                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_prep_adv_rd_lat        ; 0                           ; 0                                           ; 0                                    ; 1                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_prep_adv_wr_lat        ; 0                           ; 0                                           ; 1                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_prep_customer_mr_setup ; 0                           ; 1                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
; ctrl_rec.command.cmd_tr_due                 ; 1                           ; 0                                           ; 0                                    ; 0                                    ; 0                        ; 0                        ; 0                        ; 0                             ; 0                              ; 0                              ; 0                             ; 0                              ; 0                              ; 0                              ; 0                                ; 0                              ; 0                                   ; 1                         ;
+---------------------------------------------+-----------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------------------+--------------------------+--------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------------------+----------------------------------+--------------------------------+-------------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state                                                                              ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; Name                        ; state.s_entering_low_power ; state.s_low_power ; state.s_writing ; state.s_reading ; state.s_holding ; state.s_wait_for_write_data ; state.s_write ; state.s_wait_before_read ; state.s_read ; state.s_activate ; state.s_idle ; state.s_refresh ; state.s_precharge ; state.s_wait_for_init_done ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; state.s_wait_for_init_done  ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 0                          ;
; state.s_precharge           ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 1                 ; 1                          ;
; state.s_refresh             ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 1               ; 0                 ; 1                          ;
; state.s_idle                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 1            ; 0               ; 0                 ; 1                          ;
; state.s_activate            ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 1                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_read                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 1            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_before_read    ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 1                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_write               ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 1             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_for_write_data ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 1                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_holding             ; 0                          ; 0                 ; 0               ; 0               ; 1               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_reading             ; 0                          ; 0                 ; 0               ; 1               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_writing             ; 0                          ; 0                 ; 1               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_low_power           ; 0                          ; 1                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_entering_low_power  ; 1                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[0]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[1]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[2]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[3]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[4]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[5]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[6]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[7]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[8]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[9]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[10]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[11]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[12]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[13]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[14]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[15]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[16]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[17]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[18]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[19]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[20]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[21]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[22]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[23]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[24]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[25]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[26]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[27]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[28]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[29]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[30]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[31]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[0]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[1]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[2]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[3]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[4]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[5]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[6]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[7]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[8]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[9]                                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[10]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[11]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[12]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[13]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[14]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[15]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[16]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[17]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[18]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[19]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[20]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[21]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[22]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[23]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[24]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[25]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[26]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[27]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[28]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[29]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[30]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[31]                                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x_r            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x_2r           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x_r                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x_2r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x_r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x_2r                ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x_r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x_2r                ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x_r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x_2r                ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x_r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x_2r                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x_r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x_2r                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_2x_r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_2x_2r                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_2x_r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_2x_2r                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_2x_r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_2x_2r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_l_2x[0]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_h_2x[0]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_l_2x[1]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_h_2x[1]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_l_2x[2]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_h_2x[2]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_l_2x[3]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm_h_2x[3]                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[0]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[1]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[2]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[3]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[4]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[5]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[6]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[7]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[8]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[9]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[10]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[11]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[12]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[13]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[14]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[15]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[16]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[17]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[18]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[19]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[20]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[21]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[22]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[23]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[24]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[25]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[26]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[27]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[28]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[29]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[30]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[31]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[0]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[1]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[2]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[3]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[4]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[5]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[6]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[7]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[8]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[9]                                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[10]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[11]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[12]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[13]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[14]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[15]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[16]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[17]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[18]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[19]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[20]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[21]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[22]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[23]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[24]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[25]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[26]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[27]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[28]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[29]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[30]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[31]                                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_inc_dec_ccd                                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                               ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_1t              ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_l_2r            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_h_2r            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_l_2r                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_h_2r                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_1t                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_1t                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_l_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_h_2r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_1t                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_l_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_h_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_1t                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_l_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_h_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_1t                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_l_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_h_2r                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_l_2r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_h_2r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_1t                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_l_2r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_h_2r                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_1t                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_1t                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_l_2r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_h_2r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_1t                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_l_2r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_h_2r                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_1t                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_l_2r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_h_2r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|reset_master_ams                                                                         ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dm_sel                                                                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]               ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[0]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                 ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n                                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[1]                                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[0]                                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[2]                                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_l_r             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_h_r             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_l_r                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_h_r                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_l_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_h_r                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_l_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_h_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_l_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_h_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_l_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_h_r                  ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_l_r                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_h_r                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_l_r                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_h_r                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_l_r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_h_r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_l_r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_h_r                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_l_r                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_h_r                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[0]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[0]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[0]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[1]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[1]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[2]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[2]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[3]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[3]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[4]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[4]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[1]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[5]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[5]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[6]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[6]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[7]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[7]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[8]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[8]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[2]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[9]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[9]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[10]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[10]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[11]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[11]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[12]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[12]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[3]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[13]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[13]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[14]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[14]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[15]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[15]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[16]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[16]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[4]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[17]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[17]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[18]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[18]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[19]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[19]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[20]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[20]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[5]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[21]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[21]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[22]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[22]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[23]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[23]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[24]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[24]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[6]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[25]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[25]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[26]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[26]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[27]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[27]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[28]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[28]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dq_oe_2x[7]                                                             ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[29]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[29]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[30]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[30]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_l_2x[31]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_h_2x[31]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[0]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[0]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[1]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[1]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[2]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[2]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r3[3]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r2[3]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_dm_2x_r1                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_dm_2x_r2                                                          ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]                ; no                                                               ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                               ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[0]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[8]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[1]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[9]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[2]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[10]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[3]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[11]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[4]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[4]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[12]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[5]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[5]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[13]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[6]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[6]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[14]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_sel[7]                                                            ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[7]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r2[15]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[0]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[4]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_sel[0]                                                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[5]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_sel[1]                                                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[2]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[6]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_sel[2]                                                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[3]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_2x_r1[7]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_sel[3]                                                        ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_dm_1x_r                                                           ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[2]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[8]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[1]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[9]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[2]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[2]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[10]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[3]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[11]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[4]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[4]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[4]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[12]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[5]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[5]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[5]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[13]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[6]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[6]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[6]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[14]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r2[7]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_2x_r1[7]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[7]                                                    ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r1[15]                                                   ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[0]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[4]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[0]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[0]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[1]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[5]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[1]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[1]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[2]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[6]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[2]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[2]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[3]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst_1x_r[7]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[3]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[3]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[1]                                                       ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[0]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[1]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[2]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[3]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[4]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[5]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[6]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdata_valid_1x_r[7]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[0]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[1]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[2]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[3]                                                     ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_1x_r[0]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_1x_r[1]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_1x_r[2]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|dqs_burst2_1x_r[3]                                                      ; yes                                                              ; yes                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0] ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|ctl_cal_byte_lanes_r[0..3]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_2t                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\pll_ctrl:mmi_pll_active                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[0]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[0..7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_rdata_valid_lat_inc                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_iram_idle                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|dgrb_wdp_ovride                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[7]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[0]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].odt[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][8]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][8]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][8]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][8]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|ac_2x_deg_choice                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|ac_2x_deg_choice                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x_deg_choice                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x_deg_choice                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|ac_2x_deg_choice                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x_deg_choice                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x_deg_choice                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x_deg_choice                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x_deg_choice                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x_deg_choice                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x_deg_choice                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dmx_swap_ams                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dmx_swap_sync                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dmx_swap_sync_r                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|inc_read_lat_sync_r                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dec_read_lat_sync_r                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|powerdn_req                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_req                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_1                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_0                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_le_1                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[15]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][25]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][23]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_rdata_valid_lat_inc                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[7]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|state                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][25]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][23]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid_lat_inc_1t                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][25]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][23]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][25]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][23]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_this[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this_valid                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this_valid[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|to_this_chip[0]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last_valid                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_last_valid[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_last_ne_cs_this                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last_valid[0,1]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_trcd                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0..13]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[0..13]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[0..13]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[0..13]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_autopch                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last[0,1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[2]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[2]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[2]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[2]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[4]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[4]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[4]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[4]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[6]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[6]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[6]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[6]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[8]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[8]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[8]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[8]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[9]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[9]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[9]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[9]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[10]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[10]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[10]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[10]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[11]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[11]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[11]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[11]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[12]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[12]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[12]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[12]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|go_into_self_rfsh                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_trcd_r                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[126,127]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|tras_pipe[13..15]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_pipe[1,2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[11]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|tras_pipe[13..15]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_pipe[1,2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[11]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|tras_pipe[13..15]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_pipe[1,2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[11]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|tras_pipe[13..15]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_pipe[1,2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[11]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][1]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][0]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][1]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][0]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][1]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][0]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][1]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][0]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[7]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[7]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_self_rfsh                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_for_wr                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|time_writes_r                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_to_this_bank                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[0]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_for_wr                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|time_writes_r                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_to_this_bank                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[0]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_for_wr                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|time_writes_r                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_to_this_bank                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[0]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_for_wr                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|time_writes_r                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_to_this_bank                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[0]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[4..7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[1]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[1]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[1]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[1]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[2]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[2]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[2]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[2]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[3]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[3]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[3]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[3]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[4]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[4]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[4]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[4]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[5]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[5]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[5]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[5]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[6]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[6]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[6]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[6]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[7]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[7]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[7]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[7]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[8]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[8]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[8]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[8]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[9]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[9]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[9]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[9]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[10]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[10]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[10]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[10]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_doing_rd_count                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[0..5]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[6..125]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[0..5]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[1,2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|tras_pipe[1..12]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|tras_pipe[1..12]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|tras_pipe[1..12]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|tras_pipe[1..12]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][3]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][5]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][5]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][2]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][2]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][3]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][3]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][5]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][5]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][4]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][4]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][2]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][2]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][4]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command_req                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_req                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_req                        ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]                                                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|mmi_pll_select[0..2]                                                                                        ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|mmi_pll_inc_dec_n                                                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command_op.current_cs[0]                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_op.current_cs[0]                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_dm[0..15]                                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_dqs_burst[0..3]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata_valid[0..7]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[103,111,119]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[127]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[102,110,118]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[126]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[101,109,117]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[125]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[100,108,116]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[124]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[99,107,115]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[123]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[98,106,114]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[122]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[97,105,113]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[121]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[96,104,112]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[120]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[71,79,87]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[95]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[70,78,86]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[94]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[69,77,85]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[93]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[68,76,84]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[92]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[67,75,83]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[91]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[66,74,82]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[90]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[65,73,81]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[89]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[64,72,80]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[88]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[39,47,55]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[63]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[38,46,54]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[62]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[37,45,53]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[61]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[36,44,52]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[60]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[35,43,51]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[59]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[34,42,50]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[58]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[33,41,49]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[57]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[32,40,48]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[56]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[7,15,23]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[31]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[6,14,22]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[30]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[5,13,21]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[29]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[4,12,20]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[28]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[3,11,19]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[27]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[2,10,18]                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[26]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[1,9,17]                                                        ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[25]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[0,8,16]                                                        ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[24]                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[12]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[12]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[11]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[11]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[10]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[10]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[9]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[9]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[8]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[8]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[7]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[7]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[6]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[6]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[5]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[5]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[4]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[4]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[3]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[3]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[2]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[2]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[1]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[1]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].addr[0]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].ba[1]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[1]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].ba[0]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[0]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].cas_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cas_n                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].ras_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ras_n                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].we_n                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].we_n                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|current_cs                                                                ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|current_cs                                                      ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|current_cs                                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|current_cs                                                      ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\phs_shft_busy_reg:phs_shft_busy_3r                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mmc_seq_done                                               ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[12]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[12]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[11]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[11]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[10]                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[10]                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[9]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[9]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[8]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[8]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[7]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[7]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[6]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[6]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[5]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[5]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[4]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[4]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[3]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[3]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[2]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[2]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[1]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[1]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].addr[0]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].ba[1]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[1]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].ba[0]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[0]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].cas_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cas_n                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].ras_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ras_n                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].we_n                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].we_n                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][3]                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][3]                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_doing_rd[1..3,5..7]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_doing_rd[0]                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr[1..7]                                                                                                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr[0]                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr_2x[0..6]                                                                                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr_2x[7]                                                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr_2x_r[0..5,7]                                                                                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|count_addr_2x_r[6]                                                                                                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas4                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas3                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas5                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas4                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas6                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas5                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas7                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas6                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas8                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas7                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas9                                                                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas8                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas10                                                                                                                                 ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas9                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas11                                                                                                                                 ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_cas10                                                                                                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_rdv_doing_rd[0..3,5,6]                                                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_rdv_doing_rd[7]                                                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_cke[1]                                                                                               ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_cke[0]                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[1,6..12]                                             ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[0,1]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ras_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].we_n                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cas_n                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|cal_byte_lanes[0..3]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[1].cke[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[2]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].cke[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[1].odt[0]                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[1,6..12]                                             ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[0,1]                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ras_n                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].we_n                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].cke[0]                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[0]                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|period_sel_addr[1..7]                                                                                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|period_sel_addr[0]                                                                                                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp                                                                                                                           ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_all                                                                                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all                                                                                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_next                                                                                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_next                                                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|mmi_pll_inc_dec_n                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|mmi_pll_start_reconfig                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_pll_select[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|will_finish_trcd                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_next                                                                                                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[0]                                                                                                                                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]                                                                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|was_self_rfsh_req                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[0..7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[7]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|cs_counter                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|reissue_cmd_req                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|current_cs                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_trpa_r                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r2                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|ddr_cke_h[0]                                                                                                                                                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_idle                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_write_btp                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_rdv                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_poa                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_was                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_tr_due                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_idle                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_idle                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_phy_initialise                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_phy_initialise                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_init_dram                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_init_dram                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_prog_cal_mr                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_prog_cal_mr                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_write_ihi                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_write_ihi                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_write_btp                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_write_btp                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_write_mtp                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_write_mtp                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_read_mtp                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_read_mtp                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_rrp_reset                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_rrp_reset                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_rrp_sweep                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_rrp_sweep                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_rrp_seek                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_rrp_seek                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_rdv                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_rdv                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_poa                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_poa                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_was                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_was                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_prep_adv_rd_lat                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_prep_adv_rd_lat                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_prep_adv_wr_lat                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_prep_adv_wr_lat                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_prep_customer_mr_setup                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_prep_customer_mr_setup                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage.cmd_tr_due                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage.cmd_tr_due                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.idle~reg0                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.admin~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.dgwb~reg0                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.dgrb~reg0                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.proc~reg0                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.setup~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block.iram~reg0                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_idle~reg0                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_poa~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_was~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_reset~reg0                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_reset                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_phy_initialise~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_phy_initialise                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_init_dram~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_init_dram                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_prog_cal_mr~reg0                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_prog_cal_mr                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_write_ihi~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_write_ihi                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_cal~reg0                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_cal                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_write_btp~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_write_btp                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_write_mtp~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_write_mtp                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_read_mtp~reg0                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_read_mtp                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_rrp_reset~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_rrp_reset                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_rrp_sweep~reg0                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_rrp_sweep                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_rrp_seek~reg0                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_rrp_seek                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_rdv~reg0                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_rdv                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_was~reg0                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_was                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_adv_rd_lat~reg0                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_adv_rd_lat                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_adv_wr_lat~reg0                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_adv_wr_lat                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_poa~reg0                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_poa                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_tracking_setup~reg0                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_tracking_setup                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_tracking~reg0                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_tracking                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_operational~reg0                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_operational                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r.s_non_operational~reg0                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r.s_non_operational                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_read_mtp                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_rrp_reset                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_rrp_sweep                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_rrp_seek                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_rdv                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_poa                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_prep_adv_rd_lat                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_prep_adv_wr_lat                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_tr_due                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_idle                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_wait_admin                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_btp                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_mtp                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_idle                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_init                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_idle                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_next_phase                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_wait                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_complete                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_next_phase                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_phase                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_wait_iram                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_idle                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_next_phase                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_wait_for_idle_dimm                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_flush_datapath                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_test_dq                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_rewind_phase                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_cdvw_wait                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_wait_iram                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_idle                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_wait_admin                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_reset_cdvw                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_test_phases                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_read_mtp                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_seek_cdvw                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_rdata_valid_align                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_adv_rd_lat                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_poa_cal                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_idle                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_phy_initialise                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_write_ihi                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_write_btp                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_write_mtp                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_read_mtp                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_rrp_reset                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_rrp_sweep                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_rrp_seek                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_rdv                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_poa                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_was                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_adv_rd_lat                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_adv_wr_lat                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_tr_due                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req.s_rsc_seek_cdvw                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_phy_initialise                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_phy_initialise                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|mimic_state~9                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|mimic_state~10                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.idle                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.admin                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.dgwb                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.dgrb                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.proc                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.setup                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block.iram                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_idle                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_init_dram                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_write_btp                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_rdv                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_poa                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_was                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage.cmd_tr_due                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.no_valid_phases                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.no_invalid_phases                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.multiple_equal_windows                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all                                                                                                                           ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|gate_ready_in_reset                                                                                                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_init                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_init_dram                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_init_dram                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_init_dram                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_init_dram                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_init_dram                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_init_dram                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram                                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_init_dram                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_prog_cal_mr                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_prog_cal_mr                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_prog_cal_mr                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                              ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_prep_customer_mr_setup                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_prep_customer_mr_setup                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_prep_customer_mr_setup                            ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_write_btp                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_btp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_write_btp                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_btp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_btp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_write_mtp                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_mtp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_write_mtp                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_mtp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_mtp                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_was                                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_was                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_was                                               ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_was                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_was                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_idle                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_write_ihi                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_ihi                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_write_ihi                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_ihi                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_prep_adv_wr_lat                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_adv_wr_lat                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_prep_adv_rd_lat                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_adv_rd_lat                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_rdv                                               ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_rdv                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_rrp_seek                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_rrp_seek                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_rrp_sweep                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_rrp_sweep                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_rrp_reset                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_rrp_reset                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command.cmd_read_mtp                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|last_state.s_read_mtp                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[0]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state.s_zq_cal_short                                                    ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state.s_non_operational                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cs_n                                                  ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cke                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.odt                                                   ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cke                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.rst_n                                                 ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cke                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_entering_low_power                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|state.s_write_ihi                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_write_ihi                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_wait_iram                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state.s_non_operational                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cke                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_value                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_pin[0..3]                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_low_power                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.addr                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.ba                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cas_n                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.ras_n                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.we_n                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[3,5,11,12]                                             ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[0]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[9]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[7]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[3,5,11,12]                                             ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[0]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[9]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[7]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ac_state.s_14                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr                                                                                                                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write                                                                                                                          ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_rd                                                                                                                                         ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read                                                                                                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[24,25]                                                                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[13]                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[11,12]                                                                                          ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[0]                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[22]                                                                                             ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[20]                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[9]                                                                                              ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[7]                                                                                    ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req.s_ac_relax                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].odt[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_h                                                                                       ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_l                                                                             ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_h                                                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_l                                                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_h                                                                                      ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_l                                                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_odt[0]                                                                                               ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_odt[1]                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_h                                                                                 ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_l                                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[4]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[1]                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[4]                                                     ; Merged with DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[1]                                           ;
; Total Number of Removed Registers = 1186                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[127]                                                                                     ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[126],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[125],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[124],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[123],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[122],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[121],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[120],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[119],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[118],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[117],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[116],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[115],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[114],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[113],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[112],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[111],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[110],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[109],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[108],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[107],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[106],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[105],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[104],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[103],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[102],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[101],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[100],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[99],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[98],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[97],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[96],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[95],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[94],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[93],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[92],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[91],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[90],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[89],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[88],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[87],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[86],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[85],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[84],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[83],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[82],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[81],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[80],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[79],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[78],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[77],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[76],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[75],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[74],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[73],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[72],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[71],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[70],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[69],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[68],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[67],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[66],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[65],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[64],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[63],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[62],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[61],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[60],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[59],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[58],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[57],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[56],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[55],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[54],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[53],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[52],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[51],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[50],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[49],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[48],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[47],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[46],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[45],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[44],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[43],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[42],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[41],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[40],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[39],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[38],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[37],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[36],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[35],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[34],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[33],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[32],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[31],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[30],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[29],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[28],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[27],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[26],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[21],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[6]                                                                                                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][23]                             ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][23],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][23],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][23],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this_valid[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_last_ne_cs_this,                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last_valid[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last_valid[0],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][12],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][11],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][10],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][9],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][8],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][7],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][6],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][5],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][4],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][2],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][0],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][12],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][11],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][10],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][9],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][8],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][7],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][6],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][5],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][4],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][2],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][0],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][12],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][11],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][10],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][9],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][8],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][7],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][6],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][5],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][4],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][2],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][0],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][12],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][11],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][10],                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][9],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][8],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][7],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][6],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][5],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][4],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][2],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][0]                                                                                         ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[13]                                          ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[12],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[11],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[10],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0]                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[13]                                          ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[12],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[11],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[10],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[0]                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[13]                                          ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[12],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[11],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[10],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[0]                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[13]                                          ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[12],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[11],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[10],                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[0]                                                                                ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_for_wr                                                 ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|time_writes_r,                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[10]                                                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_for_wr                                                 ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|time_writes_r,                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[10]                                                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_for_wr                                                 ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|time_writes_r,                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[10]                                                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_for_wr                                                 ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|time_writes_r,                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[10]                                                                               ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][25]                             ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][25],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][25],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][25],                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this,                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this_valid,                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last,                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last_valid,                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_autopch,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[7]                                                                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[0]                                              ; Stuck at VCC              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[1],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[2],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[4],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[10]                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[0]                                              ; Stuck at VCC              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[1],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[2],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[4],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[10]                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[0]                                              ; Stuck at VCC              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[1],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[2],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[4],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[10]                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[0]                                              ; Stuck at VCC              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[1],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[2],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[4],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[10]                                                                                  ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[5]                                                                                       ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[0]                                                                                                                            ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[5]                                                                                        ; Lost Fanouts              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[0]                                                                                                                             ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][0]                              ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                           ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_this[0]                                                                                                                        ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_rdata_valid_lat_inc     ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_rdata_valid_lat_inc,                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid_lat_inc_1t                                                                                                                 ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_0                                                                                  ; Stuck at VCC              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[2]                                                                                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[0]                                                                                ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[2]                                                                                                                     ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this[0]                                                                                    ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|to_this_chip[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[2]                                                                                      ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|cs_counter                  ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0], ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|current_cs                                                       ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn                                                                                         ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r,                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r2                                                                                                                           ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[7] ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[7]                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dmx_swap_ams                                                                                                   ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|dmx_swap_sync                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_req                                                                                      ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[7]                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[1]           ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_pll_select[1]                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[1].addr[0]       ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[13]                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[0]       ; Stuck at GND              ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[0]                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                                    ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[2]                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|seq_pll_inc_dec_n                         ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[3]            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|read_req_last                                                                                                    ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]                ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|refresh_count[4]                        ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[5]                                                                                                          ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[0]                                                                                        ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|time_writes_counter[1]                                                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_odt[0]                                                               ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[0]                                                              ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|beats_to_ask_for[0]                                                                                              ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[0][6]                                                                  ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[1][6]                                                                  ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[2][12]                                                                 ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[3][4]                                                                  ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[3]                                                                                                           ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[3]       ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[4]                    ;                            ;
; 32:1               ; 4 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[15] ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[6]         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[1]                      ;                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[3]              ;                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[4]   ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]             ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_pin[3]                       ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[1]     ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[1]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[7]                    ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]           ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[4]                    ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[2]                    ;                            ;
; 15:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]   ;                            ;
; 14:1               ; 7 bits    ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[1]                   ;                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]              ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]                   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|stage_counter[9]                        ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|stage_counter[8]                        ;                            ;
; 22:1               ; 6 bits    ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]                   ;                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 4 LEs                ; 64 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a[0]                                                                                                             ;                            ;
; 41:1               ; 7 bits    ; 189 LEs       ; 14 LEs               ; 175 LEs                ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a[4]                                                                                                             ;                            ;
; 46:1               ; 2 bits    ; 60 LEs        ; 2 LEs                ; 58 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|ba[1]                                                                                                            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|refresh_count[1]                        ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[0]                                                                                                          ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[1]                    ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|seq_ac_cs_n[1]                                                              ;                            ;
; 5:1                ; 55 bits   ; 165 LEs       ; 55 LEs               ; 110 LEs                ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[13]         ;                            ;
; 6:1                ; 55 bits   ; 220 LEs       ; 55 LEs               ; 165 LEs                ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[56]         ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[14]             ;                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[0]        ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_remaining_samples                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state                                                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_n                                                                                                             ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|Mux12                                                                           ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|master_ctrl_op_rec                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|addr_cmd                                ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_drift                             ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_mimic_delta                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd_state                        ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ac_state                                ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|ac_state                                ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state                              ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state                              ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl|state                                     ;                            ;
; 12:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|nop_toggle_signal.cas_n                 ;                            ;
; 19:1               ; 5 bits    ; 60 LEs        ; 25 LEs               ; 35 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_trk_state                             ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_trk_state                             ;                            ;
; 19:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|Selector10                                ;                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 9 LEs                ; 30 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|Selector5                                 ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb|Selector9                                 ;                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin|state                                   ;                            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|Selector59                                ;                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 12 LEs               ; 39 LEs                 ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state                            ;                            ;
; 26:1               ; 10 bits   ; 170 LEs       ; 30 LEs               ; 140 LEs                ; |Top_HD_LogoInsert|DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state                            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|altsyncram_i0e1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio ;
+-----------------------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value      ; From            ; To                                                                                                                                                     ;
+-----------------------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS_FREQUENCY               ; 166.667MHz ; -               ; dqs[0].dqs_obuf                                                                                                                                        ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[0].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[1].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[2].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[3].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[4].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[5].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[6].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dqs_group[0].dq[7].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[0].dqs_obuf ; dm[0].dm_obuf                                                                                                                                          ;
; DQS_FREQUENCY               ; 166.667MHz ; -               ; dqs[1].dqs_obuf                                                                                                                                        ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[0].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[1].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[2].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[3].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[4].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[5].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[6].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dqs_group[1].dq[7].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[1].dqs_obuf ; dm[1].dm_obuf                                                                                                                                          ;
; DQS_FREQUENCY               ; 166.667MHz ; -               ; dqs[2].dqs_obuf                                                                                                                                        ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[0].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[1].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[2].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[3].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[4].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[5].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[6].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dqs_group[2].dq[7].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[2].dqs_obuf ; dm[2].dm_obuf                                                                                                                                          ;
; DQS_FREQUENCY               ; 166.667MHz ; -               ; dqs[3].dqs_obuf                                                                                                                                        ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[0].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[1].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[2].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[3].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[4].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[5].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[6].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dqs_group[3].dq[7].dq_ibuf                                                                                                                             ;
; DQ_GROUP                    ; 9          ; dqs[3].dqs_obuf ; dm[3].dm_obuf                                                                                                                                          ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[2]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[1]~reg0                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[31]                                                                                                                                  ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[0]~reg0                                                                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[0]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[1]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[2]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[3]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[4]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[5]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[6]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[7]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[8]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[9]                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[10]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[11]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[12]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[13]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[14]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[15]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[16]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[17]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[18]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[19]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[20]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[21]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[22]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[23]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[24]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[25]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[26]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[27]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[28]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[29]                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON         ; -               ; wdp_wdata_oe_2x_r[30]                                                                                                                                  ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[3]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[4]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[5]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[6]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[7]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[8]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[9]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[10]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[11]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[12]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[13]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[14]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[15]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[16]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[17]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[18]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[19]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[20]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[21]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[22]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[23]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[24]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[25]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[26]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[27]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[28]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[29]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[30]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_l_2x[31]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[0]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[1]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[2]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[3]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[4]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[5]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[6]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[7]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[8]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[9]~reg0                                                                                                                                 ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[10]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[11]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[12]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[13]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[14]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[15]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[16]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[17]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[18]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[19]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[20]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[21]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[22]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[23]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[24]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[25]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[26]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[27]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[28]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[29]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[30]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; dio_rdata_h_2x[31]~reg0                                                                                                                                ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[1]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[2]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[3]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[4]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[5]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[6]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[7]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[8]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[9]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[10]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[11]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[12]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[13]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[14]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[15]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[16]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[17]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[18]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[19]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[20]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[21]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[22]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[23]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[24]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[25]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[26]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[27]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[28]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[29]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[30]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_n_ams[31]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[1]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[2]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[3]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[4]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[5]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[6]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[7]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[8]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[9]                                                                                                                                         ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[10]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[11]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[12]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[13]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[14]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[15]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[16]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[17]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[18]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[19]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[20]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[21]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[22]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[23]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[24]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[25]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[26]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[27]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[28]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[29]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[30]                                                                                                                                        ;
; PRESERVE_REGISTER           ; on         ; -               ; rdata_p_ams[31]                                                                                                                                        ;
+-----------------------------+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                     ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                     ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_tdh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                       ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_1x_r[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r1[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r2[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r3[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_sel[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[4]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[4]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_1x_r[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r1[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r2[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r3[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_sel[1]                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[1]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[5]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[5]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_1x_r[2]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r1[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r2[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r3[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_sel[2]                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[2]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[2]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[6]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[6]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[2]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[2]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_1x_r[3]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r1[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r2[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst2_2x_r3[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_sel[3]                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[3]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[3]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[7]                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[7]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[3]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[3]                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[8]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[9]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[10]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[11]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[12]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[13]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[14]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[15]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[15]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[14]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[13]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[12]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[11]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[10]                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[9]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[8]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[1]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[1]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[2]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[2]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[3]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[3]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[4]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[4]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[5]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[5]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[6]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[6]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[7]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[7]                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[4]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[5]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[6]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[0]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[1]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[2]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[3]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[4]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[5]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[6]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[7]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[8]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[9]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[10]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[11]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[12]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[13]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[7]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[14]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[15]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[16]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[17]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[18]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[19]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[20]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[21]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[22]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[23]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[24]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[25]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[26]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[27]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[28]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[29]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[30]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[31]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r1                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[1]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[2]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[3]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[4]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[5]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[6]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[7]                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[0]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[1]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[2]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[3]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[4]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[5]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[6]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[7]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[8]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[9]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[10]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[11]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[12]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[13]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[14]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[15]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[16]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[17]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[18]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[19]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[20]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[21]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[22]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[23]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[24]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[0]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[25]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[1]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[26]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[2]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[27]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[3]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[28]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[3]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[29]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[30]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[31]~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_1x_r                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r2                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; dm_sel                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[0]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[1]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[2]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[7]                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[3]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[2]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[1]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[0]                                                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 18010 ; -    ; -                                                                                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin ;
+--------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value   ; From ; To                                                                                                                                                                                                                                                            ;
+--------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; ac_state                                                                                                                                                                                                                                                      ;
+--------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk ;
+-------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value          ; From ; To                                                                                                                                                                         ;
+-------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE   ; R101,C104      ; -    ; -                                                                                                                                                                          ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; ac_clk_2x                                                                                                                                                                  ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; measure_clk_2x                                                                                                                                                             ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; mem_clk_2x                                                                                                                                                                 ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; phy_clk_1x                                                                                                                                                                 ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; resync_clk_2x                                                                                                                                                              ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; cs_n_clk_2x                                                                                                                                                                ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; write_clk_2x                                                                                                                                                               ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n                                                                                                                                                        ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n_r                                                                                                                                                      ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n_r                                                                                                                                                 ;
; PRESERVE_REGISTER ; on             ; -    ; scan_clk                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_inc_dec_ccd                                                                                                                                                        ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[2]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[1]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[0]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ams                                                                                                                                                 ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_r                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_2r                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_3r                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_r                                                                                                                                              ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_2r                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request                                                                                                                                                      ;
; PRESERVE_REGISTER ; on             ; -    ; reset_master_ams                                                                                                                                                           ;
; PRESERVE_REGISTER ; on             ; -    ; global_pre_clear                                                                                                                                                           ;
+-------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                    ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                      ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
; DDIO_INPUT_REGISTER         ; HIGH  ; -    ; input_cell_h                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; LOW   ; -    ; input_cell_l                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                            ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[1]                                                                                                                                                   ;
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[0]                                                                                                                                                   ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value       ; Type                                                                                                                                                                                                             ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 128         ; Signed Integer                                                                                                                                                                                                   ;
; glocal_burst_len      ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; glocal_burst_len_bits ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; glocal_avalon_if      ; false       ; String                                                                                                                                                                                                           ;
; gdwidth_ratio         ; 4           ; Signed Integer                                                                                                                                                                                                   ;
; guse_afi_if           ; true        ; String                                                                                                                                                                                                           ;
; gmem_type             ; ddr2_sdram  ; String                                                                                                                                                                                                           ;
; gmem_chipsels         ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; gmem_chip_bits        ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; gmem_row_bits         ; 13          ; Signed Integer                                                                                                                                                                                                   ;
; gmem_bank_bits        ; 2           ; Signed Integer                                                                                                                                                                                                   ;
; gmem_col_bits         ; 9           ; Signed Integer                                                                                                                                                                                                   ;
; gmem_dq_per_dqs       ; 8           ; Signed Integer                                                                                                                                                                                                   ;
; gmem_pch_bit          ; 10          ; Signed Integer                                                                                                                                                                                                   ;
; gmem_odt_ranks        ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; greg_dimm             ; false       ; String                                                                                                                                                                                                           ;
; gpipeline_commands    ; false       ; String                                                                                                                                                                                                           ;
; gfamily               ; Cyclone III ; String                                                                                                                                                                                                           ;
; guser_refresh         ; false       ; String                                                                                                                                                                                                           ;
; gDENALI_ODT_TEST_MODE ; false       ; String                                                                                                                                                                                                           ;
; gUSE_CUSTOM_INIT_SEQ  ; false       ; String                                                                                                                                                                                                           ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; lpm_width               ; 144         ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 8           ; Signed Integer                                                                                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_kic1 ; Untyped                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                                                                                                                          ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 128        ; Signed Integer                                                                                                                                                                                                                                ;
; glocal_burst_len      ; 1          ; Signed Integer                                                                                                                                                                                                                                ;
; glocal_burst_len_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                ;
; gfamily               ; Stratix    ; String                                                                                                                                                                                                                                        ;
; gmem_type             ; ddr2_sdram ; String                                                                                                                                                                                                                                        ;
; gmem_chip_bits        ; 1          ; Signed Integer                                                                                                                                                                                                                                ;
; gmem_row_bits         ; 13         ; Signed Integer                                                                                                                                                                                                                                ;
; gmem_bank_bits        ; 2          ; Signed Integer                                                                                                                                                                                                                                ;
; gmem_col_bits         ; 9          ; Signed Integer                                                                                                                                                                                                                                ;
; gbuffer_bits          ; 29         ; Signed Integer                                                                                                                                                                                                                                ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gwidth         ; 29    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; gdepth         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; gmem_row_bits  ; 13    ; Signed Integer                                                                                                                                                                                                                                                 ;
; gmem_bank_bits ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                            ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                            ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                            ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                    ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                            ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                      ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                      ; Cyclone III  ; String                                                                                                                                                    ;
; MEM_IF_MEMTYPE              ; DDR2         ; String                                                                                                                                                    ;
; LEVELLING                   ; 0            ; Signed Integer                                                                                                                                            ;
; SPEED_GRADE                 ; C6           ; String                                                                                                                                                    ;
; DLL_DELAY_BUFFER_MODE       ; LOW          ; String                                                                                                                                                    ;
; DLL_DELAY_CHAIN_LENGTH      ; 12           ; Signed Integer                                                                                                                                            ;
; DQS_DELAY_CTL_WIDTH         ; 6            ; Signed Integer                                                                                                                                            ;
; DQS_OUT_MODE                ; DELAY_CHAIN2 ; String                                                                                                                                                    ;
; DQS_PHASE                   ; 6000         ; Signed Integer                                                                                                                                            ;
; DQS_PHASE_SETTING           ; 2            ; Signed Integer                                                                                                                                            ;
; DWIDTH_RATIO                ; 4            ; Signed Integer                                                                                                                                            ;
; MEM_IF_DWIDTH               ; 32           ; Signed Integer                                                                                                                                            ;
; MEM_IF_ADDR_WIDTH           ; 13           ; Signed Integer                                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH       ; 2            ; Signed Integer                                                                                                                                            ;
; MEM_IF_CS_WIDTH             ; 1            ; Signed Integer                                                                                                                                            ;
; MEM_IF_DM_WIDTH             ; 4            ; Signed Integer                                                                                                                                            ;
; MEM_IF_DM_PINS_EN           ; 1            ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQ_PER_DQS           ; 8            ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQS_WIDTH            ; 4            ; Signed Integer                                                                                                                                            ;
; MEM_IF_OCT_EN               ; 0            ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_PAIR_COUNT       ; 1            ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_PS               ; 6000         ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_PS_STR           ; 6000 ps      ; String                                                                                                                                                    ;
; MEM_IF_MR_0                 ; 1106         ; Signed Integer                                                                                                                                            ;
; MEM_IF_MR_1                 ; 1092         ; Signed Integer                                                                                                                                            ;
; MEM_IF_MR_2                 ; 0            ; Signed Integer                                                                                                                                            ;
; MEM_IF_MR_3                 ; 0            ; Signed Integer                                                                                                                                            ;
; MEM_IF_PRESET_RLAT          ; 0            ; Signed Integer                                                                                                                                            ;
; PLL_STEPS_PER_CYCLE         ; 56           ; Signed Integer                                                                                                                                            ;
; SCAN_CLK_DIVIDE_BY          ; 2            ; Signed Integer                                                                                                                                            ;
; REDUCE_SIM_TIME             ; 0            ; Signed Integer                                                                                                                                            ;
; CAPABILITIES                ; 0            ; Signed Integer                                                                                                                                            ;
; TINIT_TCK                   ; 40000        ; Signed Integer                                                                                                                                            ;
; TINIT_RST                   ; 100000       ; Signed Integer                                                                                                                                            ;
; DBG_A_WIDTH                 ; 13           ; Signed Integer                                                                                                                                            ;
; SEQ_STRING_ID               ; seq_name     ; String                                                                                                                                                    ;
; MEM_IF_CS_PER_RANK          ; 1            ; Signed Integer                                                                                                                                            ;
; MEM_IF_RANKS_PER_SLOT       ; 1            ; Signed Integer                                                                                                                                            ;
; MEM_IF_RDV_PER_CHIP         ; 0            ; Signed Integer                                                                                                                                            ;
; GENERATE_ADDITIONAL_DBG_RTL ; 0            ; Signed Integer                                                                                                                                            ;
; CAPTURE_PHASE_OFFSET        ; 0            ; Signed Integer                                                                                                                                            ;
; MEM_IF_ADDR_CMD_PHASE       ; 90           ; Signed Integer                                                                                                                                            ;
; DLL_EXPORT_IMPORT           ; EXPORT       ; String                                                                                                                                                    ;
; MEM_IF_DQSN_EN              ; 0            ; Signed Integer                                                                                                                                            ;
; RANK_HAS_ADDR_SWAP          ; 0            ; Signed Integer                                                                                                                                            ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio ;
+-----------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value        ; Type                                                                                                                                                                                               ;
+-----------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS         ; 6000         ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_BANKADDR_WIDTH ; 2            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_CS_WIDTH       ; 1            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DWIDTH         ; 32           ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DM_PINS_EN     ; 1            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DM_WIDTH       ; 4            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DQ_PER_DQS     ; 8            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DQS_CAPTURE_EN ; 0            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DQS_WIDTH      ; 4            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_ROWADDR_WIDTH  ; 13           ; Signed Integer                                                                                                                                                                                     ;
; DLL_DELAY_BUFFER_MODE ; LOW          ; String                                                                                                                                                                                             ;
; DQS_OUT_MODE          ; DELAY_CHAIN2 ; String                                                                                                                                                                                             ;
; DQS_PHASE             ; 6000         ; Signed Integer                                                                                                                                                                                     ;
+-----------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                              ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                               ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4             ; Signed Integer                                                                                                                                                                                     ;
; BIDIR_DPINS           ; 1             ; Signed Integer                                                                                                                                                                                     ;
; DWIDTH_RATIO          ; 4             ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_CLK_PS         ; 6000          ; Signed Integer                                                                                                                                                                                     ;
; FAMILY                ; Cyclone III   ; String                                                                                                                                                                                             ;
; LOCAL_IF_DWIDTH       ; 128           ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DQ_PER_DQS     ; 8             ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DQS_WIDTH      ; 4             ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_DWIDTH         ; 32            ; Signed Integer                                                                                                                                                                                     ;
; MEM_IF_PHY_NAME       ; STRATIXII_DQS ; String                                                                                                                                                                                             ;
; RDP_INITIAL_LAT       ; 6             ; Signed Integer                                                                                                                                                                                     ;
; RDP_RESYNC_LAT_CTL_EN ; 0             ; Signed Integer                                                                                                                                                                                     ;
; RESYNC_PIPELINE_DEPTH ; 0             ; Signed Integer                                                                                                                                                                                     ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_tdh1      ; Untyped                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_MEMTYPE     ; DDR2  ; String                                                                                                                                                                                                                           ;
; BIDIR_DPINS        ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; LOCAL_IF_DRATE     ; HALF  ; String                                                                                                                                                                                                                           ;
; LOCAL_IF_DWIDTH    ; 128   ; Signed Integer                                                                                                                                                                                                                   ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; MEM_IF_DQ_PER_DQS  ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; GENERATE_WRITE_DQS ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; MEM_IF_DWIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; DWIDTH_RATIO       ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; MEM_IF_DM_PINS_EN  ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; NUM_DUPLICATE_REGS ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                         ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DWIDTH_RATIO           ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; MEM_ADDR_CMD_BUS_COUNT ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_BANKADDR_WIDTH  ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_CS_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_MEMTYPE         ; DDR2  ; String                                                                                                                                                                                                                       ;
; MEM_IF_ROWADDR_WIDTH   ; 13    ; Signed Integer                                                                                                                                                                                                               ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                              ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                              ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                              ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                               ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                               ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                      ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                      ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                               ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                               ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                      ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                      ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                                            ; Type                                                                                                                                                                                     ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family                        ; Cyclone III                                                      ; String                                                                                                                                                                                   ;
; mem_if_memtype                ; DDR2                                                             ; String                                                                                                                                                                                   ;
; speed_grade                   ; C8                                                               ; String                                                                                                                                                                                   ;
; familygroup_id                ; 2                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_dqs_width              ; 4                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_dwidth                 ; 32                                                               ; Signed Integer                                                                                                                                                                           ;
; mem_if_dm_width               ; 4                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_dq_per_dqs             ; 8                                                                ; Signed Integer                                                                                                                                                                           ;
; dwidth_ratio                  ; 4                                                                ; Signed Integer                                                                                                                                                                           ;
; clock_index_width             ; 3                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_clk_pair_count         ; 1                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_addr_width             ; 13                                                               ; Signed Integer                                                                                                                                                                           ;
; mem_if_bankaddr_width         ; 2                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_cs_width               ; 1                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_num_ranks              ; 1                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_ranks_per_slot         ; 1                                                                ; Signed Integer                                                                                                                                                                           ;
; adv_lat_width                 ; 5                                                                ; Signed Integer                                                                                                                                                                           ;
; resynchronise_avalon_dbg      ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; av_if_addr_width              ; 13                                                               ; Signed Integer                                                                                                                                                                           ;
; chip_or_dimm                  ; Discrete Device                                                  ; String                                                                                                                                                                                   ;
; rdimm_config_bits             ; 0000000000000000000000000000000000000000000000000000000000000000 ; String                                                                                                                                                                                   ;
; nom_dqs_phase_setting         ; 2                                                                ; Signed Integer                                                                                                                                                                           ;
; scan_clk_divide_by            ; 2                                                                ; Signed Integer                                                                                                                                                                           ;
; rdp_addr_width                ; 4                                                                ; Signed Integer                                                                                                                                                                           ;
; pll_steps_per_cycle           ; 56                                                               ; Signed Integer                                                                                                                                                                           ;
; ioe_phases_per_tck            ; 12                                                               ; Signed Integer                                                                                                                                                                           ;
; ioe_delays_per_phs            ; 5                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_clk_ps                 ; 6000                                                             ; Signed Integer                                                                                                                                                                           ;
; write_deskew_t10              ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_hc_t10           ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_t9ni             ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_hc_t9ni          ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_t9i              ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_hc_t9i           ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; write_deskew_range            ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; phy_def_mr_1st                ; 1106                                                             ; Signed Integer                                                                                                                                                                           ;
; phy_def_mr_2nd                ; 1092                                                             ; Signed Integer                                                                                                                                                                           ;
; phy_def_mr_3rd                ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; phy_def_mr_4th                ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_dqsn_en                ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; mem_if_dqs_capture_en         ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; generate_additional_dbg_rtl   ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; single_dqs_delay_control_code ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; preset_rlat                   ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; en_oct                        ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; oct_lat_width                 ; 5                                                                ; Signed Integer                                                                                                                                                                           ;
; sim_time_reductions           ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; force_hc                      ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; capabilities                  ; 2048                                                             ; Signed Integer                                                                                                                                                                           ;
; tinit_tck                     ; 16667                                                            ; Signed Integer                                                                                                                                                                           ;
; tinit_rst                     ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; generate_tracking_phase_store ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
; ip_buildnum                   ; 0                                                                ; Signed Integer                                                                                                                                                                           ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin ;
+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value      ; Type                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width            ; 4          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_dwidth               ; 32         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_dm_width             ; 4          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_dq_per_dqs           ; 8          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; dwidth_ratio                ; 4          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; clock_index_width           ; 3          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_clk_pair_count       ; 1          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_addr_width           ; 13         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_bankaddr_width       ; 2          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_num_ranks            ; 1          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; adv_lat_width               ; 5          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_dqsn_en              ; 0          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_memtype              ; DDR2       ; String                                                                                                                                                                                                                                                                               ;
; mem_if_cal_bank             ; 0          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; mem_if_cal_base_row         ; 0          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; generate_additional_dbg_rtl ; 0          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; non_op_eval_md              ; PIN_FINDER ; String                                                                                                                                                                                                                                                                               ;
; mem_if_clk_ps               ; 6000       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; tinit_tck                   ; 16667      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; tinit_rst                   ; 0          ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_dq_per_dqs           ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_dwidth               ; 32    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_dm_width             ; 4     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_dqs_capture          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_addr_width           ; 13    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_bankaddr_width       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_num_ranks            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_memtype              ; DDR2  ; String                                                                                                                                                                                                                                                                                  ;
; adv_lat_width               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; clock_index_width           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; dwidth_ratio                ; 4     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; preset_rlat                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; pll_steps_per_cycle         ; 56    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sim_time_reductions         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; generate_additional_dbg_rtl ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; preset_codvw_phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; preset_codvw_size           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_cal_bank             ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; mem_if_cal_base_col         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; en_oct                      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width      ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_dq_per_dqs     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_dwidth         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_dm_width       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; dwidth_ratio          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_addr_width     ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_bankaddr_width ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_num_ranks      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_memtype        ; DDR2  ; String                                                                                                                                                                                                                                                                                        ;
; adv_lat_width         ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_cal_bank       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; mem_if_cal_base_col   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl ;
+-----------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value                    ; Type                                                                                                                                                                                                                                                                 ;
+-----------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dll_lock_count       ; 640                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; mem_if_memtype              ; DDR2                     ; String                                                                                                                                                                                                                                                               ;
; dwidth_ratio                ; 4                        ; Signed Integer                                                                                                                                                                                                                                                       ;
; iram_addressing             ; A(D"0",D"8",D"310",D"9") ; Array/Record                                                                                                                                                                                                                                                         ;
; mem_if_clk_ps               ; 6000                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; tracking_interval_in_ms     ; 128                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; mem_if_num_ranks            ; 1                        ; Signed Integer                                                                                                                                                                                                                                                       ;
; mem_if_dqs_width            ; 4                        ; Signed Integer                                                                                                                                                                                                                                                       ;
; generate_additional_dbg_rtl ; 0                        ; Signed Integer                                                                                                                                                                                                                                                       ;
; sim_time_reductions         ; 0                        ; Signed Integer                                                                                                                                                                                                                                                       ;
; ack_severity                ; warning                  ; Enumerated                                                                                                                                                                                                                                                           ;
+-----------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                  ; Cyclone III ; String                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH        ; 4           ; Signed Integer                                                                                                                                                                                              ;
; RDATA_VALID_AWIDTH      ; 5           ; Signed Integer                                                                                                                                                                                              ;
; RDATA_VALID_INITIAL_LAT ; 23          ; Signed Integer                                                                                                                                                                                              ;
; DWIDTH_RATIO            ; 4           ; Signed Integer                                                                                                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4ni1      ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk ;
+------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value        ; Type                                                                                                                                                                                           ;
+------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                     ; 90           ; Signed Integer                                                                                                                                                                                 ;
; CLOCK_INDEX_WIDTH            ; 3            ; Signed Integer                                                                                                                                                                                 ;
; CAPTURE_MIMIC_PATH           ; 0            ; Signed Integer                                                                                                                                                                                 ;
; DDR_MIMIC_PATH_EN            ; 1            ; Signed Integer                                                                                                                                                                                 ;
; DEDICATED_MEMORY_CLK_EN      ; 0            ; Signed Integer                                                                                                                                                                                 ;
; DLL_EXPORT_IMPORT            ; EXPORT       ; String                                                                                                                                                                                         ;
; DWIDTH_RATIO                 ; 4            ; Signed Integer                                                                                                                                                                                 ;
; LOCAL_IF_CLK_PS              ; 3000         ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_CLK_PAIR_COUNT        ; 1            ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_CLK_PS                ; 6000         ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_CS_WIDTH              ; 1            ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_DQ_PER_DQS            ; 8            ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_DQS_WIDTH             ; 4            ; Signed Integer                                                                                                                                                                                 ;
; MEM_IF_DWIDTH                ; 32           ; Signed Integer                                                                                                                                                                                 ;
; MIF_FILENAME                 ; PLL.MIF      ; String                                                                                                                                                                                         ;
; PLL_EXPORT_IMPORT            ; NONE         ; String                                                                                                                                                                                         ;
; PLL_REF_CLK_PS               ; 3000         ; Signed Integer                                                                                                                                                                                 ;
; PLL_TYPE                     ; ENHANCED     ; String                                                                                                                                                                                         ;
; SPEED_GRADE                  ; C6           ; String                                                                                                                                                                                         ;
; DLL_DELAY_BUFFER_MODE        ; LOW          ; String                                                                                                                                                                                         ;
; DLL_DELAY_CHAIN_LENGTH       ; 12           ; Signed Integer                                                                                                                                                                                 ;
; DQS_OUT_MODE                 ; DELAY_CHAIN2 ; String                                                                                                                                                                                         ;
; DQS_PHASE                    ; 6000         ; Signed Integer                                                                                                                                                                                 ;
; SCAN_CLK_DIVIDE_BY           ; 2            ; Signed Integer                                                                                                                                                                                 ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK ; 0            ; Signed Integer                                                                                                                                                                                 ;
+------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                                             ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                                                                                                                                                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                                                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                                                                                                                                                                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 8000              ; Signed Integer                                                                                                                                                                                                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_MULTIPLY_BY              ; 166667            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK3_MULTIPLY_BY              ; 166667            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK2_MULTIPLY_BY              ; 166667            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK1_MULTIPLY_BY              ; 166667            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK0_MULTIPLY_BY              ; 166667            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_DIVIDE_BY                ; 125000            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK3_DIVIDE_BY                ; 125000            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK2_DIVIDE_BY                ; 125000            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK1_DIVIDE_BY                ; 125000            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK0_DIVIDE_BY                ; 250000            ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_PHASE_SHIFT              ; -1500             ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PHASEDONE                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PHASESTEP                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PHASEUPDOWN              ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED         ; Untyped                                                                                                                                                                                                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                ; altpll_kkm3       ; Untyped                                                                                                                                                                                                                                          ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE      ; Untyped                                                                                                                                                                                                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 107               ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 3                 ; Signed Integer                                                                                                                                                                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                                                                                                                                                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                     ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_e4h ; Untyped                                                                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                     ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_idf ; Untyped                                                                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:write_clk_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                   ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_MIMIC_SAMPLE_CYCLES ; 6     ; Signed Integer                                                                                                                                                                                         ;
; SHIFT_REG_COUNTER_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                         ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_dpfifo.inc          ; Quartus II Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc          ; Quartus II Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc          ; Quartus II Install ; work    ; aa34dd3c645beefc31a3e4ef186db4   ;
; libraries/megafunctions/a_i2fifo.inc          ; Quartus II Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce755959d5a8afbe64788d21fb   ;
; libraries/megafunctions/a_regfifo.inc         ; Quartus II Install ; work    ; 8b2977668c8752c10a1f1977c9b9ee6  ;
; libraries/megafunctions/aglobal111.inc        ; Quartus II Install ; work    ; 9cc1f9de5ad83fc94dd171c3f7986bd  ;
; libraries/megafunctions/altddio_bidir.tdf     ; Quartus II Install ; work    ; dd2b1782ead4250ca2b8b1b9ccc78a   ;
; libraries/megafunctions/altddio_in.tdf        ; Quartus II Install ; work    ; 978432ee7d91d3ff199c7886f3ee9955 ;
; libraries/megafunctions/altddio_out.tdf       ; Quartus II Install ; work    ; 96f48f3e5cbcdff4e1d987f17bc      ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altpll.tdf            ; Quartus II Install ; work    ; 5bea4c8effe947aec6dd7d3c61b65b1f ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 3d6528bd8ae96e3cccbd5d2b8c04d81  ;
; libraries/megafunctions/cyclone_ddio.inc      ; Quartus II Install ; work    ; 68c2254f52b458f477f8324afea19b79 ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus II Install ; work    ; c2ee779f89b3bc181df753ea85b3ef   ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed9959d6126db09970164b7ba6  ;
; libraries/megafunctions/scfifo.tdf            ; Quartus II Install ; work    ; e6eefb57de75509bccfc31239acb7    ;
; libraries/megafunctions/stratix_ddio.inc      ; Quartus II Install ; work    ; 147998ba3d6cdd6184249857c9c7e95  ;
; libraries/megafunctions/stratix_lcell.inc     ; Quartus II Install ; work    ; 351ee1cd010436ad5d86b5faf1fa39d  ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus II Install ; work    ; a9a94c5be18105f7ae8c218a67ec9f7  ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917fb3dd57b6ed1dd195f22  ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus II Install ; work    ; 6797ab505ed70f1a221e4a213e16a6   ;
; alt_mem_phy_defines.v                         ; Project Directory  ; work    ; fece1875a1836af873a8ebbbb58c6a8d ;
; auk_ddr_hp_controller.ocp                     ; Project Directory  ; work    ; f0429a8cf8f48231c1b5477458ae74   ;
; auk_ddr_hp_controller.vhd                     ; Project Directory  ; work    ; c76fe19c9c2648427d206e8717cc29   ;
; db/a_dpfifo_ha51.tdf                          ; Project Directory  ; work    ; 49d459496ef87d72266bd83141d25232 ;
; db/altpll_dyn_phase_le_rfo.tdf                ; Project Directory  ; work    ; 57f42cf4a550a0f79b6d423cedcac48  ;
; db/altpll_dyn_phase_le_sfo.tdf                ; Project Directory  ; work    ; a89b5c2db636767985ff1943d858b08  ;
; db/altpll_dyn_phase_le_tfo.tdf                ; Project Directory  ; work    ; be6116a18cdfb2b037194f0a4a7463   ;
; db/altpll_kkm3.tdf                            ; Project Directory  ; work    ; 9cacbd9c01198c7f322844d271d8a66  ;
; db/altsyncram_4ni1.tdf                        ; Project Directory  ; work    ; d069849f9badfbecab2e95e92c11350  ;
; db/altsyncram_i0e1.tdf                        ; Project Directory  ; work    ; 19ac42037cfea7abff3373fb6c2251   ;
; db/altsyncram_tdh1.tdf                        ; Project Directory  ; work    ; a7f8566eaabed825d197bea4ebab209a ;
; db/cmpr_8r8.tdf                               ; Project Directory  ; work    ; bf3ba15892577152f9142725b2b6703c ;
; db/cntr_2n7.tdf                               ; Project Directory  ; work    ; ab5e6eb89444dba33d2c77204ad0a7ee ;
; db/cntr_lmb.tdf                               ; Project Directory  ; work    ; 958a6bf99417ca13f5af44db8f76d3c3 ;
; db/cntr_mmb.tdf                               ; Project Directory  ; work    ; 21a0f074a954268bb4a23966538d29f1 ;
; db/ddio_bidir_e4h.tdf                         ; Project Directory  ; work    ; b9c89b359d859ad43f10a7ee46817070 ;
; db/ddio_bidir_idf.tdf                         ; Project Directory  ; work    ; d0edc02696fb7b931e4b6af6d8dc16f  ;
; db/ddio_in_0fd.tdf                            ; Project Directory  ; work    ; 9653c7c0bd5af81d2155ad37a8d8fba5 ;
; db/ddio_out_1jd.tdf                           ; Project Directory  ; work    ; 726caa4991402461900fc991e5d114f  ;
; db/ddio_out_egd.tdf                           ; Project Directory  ; work    ; 5f15fbe73318e9fd09c3e3bc0aa8bf3  ;
; db/scfifo_kic1.tdf                            ; Project Directory  ; work    ; 850977ac798a4fb53faaf7d113f7e4f  ;
; ddr2_if.v                                     ; Project Directory  ; work    ; b47714798eeea6b479e5db8515f1d1   ;
; DDR2_IF_auk_ddr_hp_controller_wrapper.v       ; Project Directory  ; work    ; 68367a697f73612de24d0d8c661128   ;
; ddr2_if_controller_phy.v                      ; Project Directory  ; work    ; 111b67d112d385fa3d48e474c86f995  ;
; DDR2_IF_phy.v                                 ; Project Directory  ; work    ; e9b01f2458a2fe6afc49bae7917313b4 ;
; DDR2_IF_phy_alt_mem_phy.v                     ; Project Directory  ; work    ; 2c7e4d53fe8e1b933b6af34a82749e   ;
; DDR2_IF_phy_alt_mem_phy_pll.v                 ; Project Directory  ; work    ; 61e8208199f26397ab9f8deee6a977   ;
; DDR2_IF_phy_alt_mem_phy_seq.vhd               ; Project Directory  ; work    ; e8978785472158ad5dac1f316cefe3   ;
; DDR2_IF_phy_alt_mem_phy_seq_wrapper.v         ; Project Directory  ; work    ; 9836df6bbf39868fcf7137aef8d86af2 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "logo_key:comb_297" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_HD_LogoInsert                                 ; 7422 (0)          ; 4243 (0)     ; 532518      ; 60           ; 12      ; 24        ; 0    ; 0            ; |Top_HD_LogoInsert                                                                                                                                                              ; work         ;
;    |logo_key:comb_297|                             ; 7422 (1037)       ; 4243 (3342)  ; 532518      ; 60           ; 12      ; 24        ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297                                                                                                                                            ; work         ;
;       |A_DELAY:delay_100ms|                        ; 39 (0)            ; 39 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 39 (0)            ; 39 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_gn21:auto_generated|           ; 39 (0)            ; 39 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated                                                                     ; work         ;
;                |a_dpfifo_nt21:dpfifo|              ; 39 (0)            ; 39 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo                                                ; work         ;
;                   |a_fefifo_3bf:fifo_state|        ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state                        ; work         ;
;                      |cntr_io7:count_usedw|        ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state|cntr_io7:count_usedw   ; work         ;
;                   |cntr_6ob:rd_ptr_count|          ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|cntr_6ob:rd_ptr_count                          ; work         ;
;                   |cntr_6ob:wr_ptr|                ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|cntr_6ob:wr_ptr                                ; work         ;
;                   |dpram_i711:FIFOram|             ; 0 (0)             ; 0 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram                             ; work         ;
;                      |altsyncram_r5k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram|altsyncram_r5k1:altsyncram1 ; work         ;
;       |Audio:Audio_Inst1|                          ; 77 (77)           ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio:Audio_Inst1                                                                                                                          ; work         ;
;       |Audio:Audio_Inst2|                          ; 33 (33)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio:Audio_Inst2                                                                                                                          ; work         ;
;       |Audio_Mixer:Audio_Mixer_Inst|               ; 3384 (1801)       ; 248 (48)     ; 0           ; 35           ; 5       ; 15        ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst                                                                                                               ; work         ;
;          |gain:gain_in_masterch1|                  ; 355 (306)         ; 44 (44)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1                                                                                        ; work         ;
;             |lpm_mult:Mult0|                       ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|lpm_mult:Mult0                                                                         ; work         ;
;                |mult_obt:auto_generated|           ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|lpm_mult:Mult0|mult_obt:auto_generated                                                 ; work         ;
;          |gain:gain_in_masterch2|                  ; 160 (111)         ; 24 (24)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2                                                                                        ; work         ;
;             |lpm_mult:Mult0|                       ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|lpm_mult:Mult0                                                                         ; work         ;
;                |mult_obt:auto_generated|           ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|lpm_mult:Mult0|mult_obt:auto_generated                                                 ; work         ;
;          |gain:gain_in_vol1|                       ; 356 (307)         ; 44 (44)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1                                                                                             ; work         ;
;             |lpm_mult:Mult0|                       ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|lpm_mult:Mult0                                                                              ; work         ;
;                |mult_obt:auto_generated|           ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|lpm_mult:Mult0|mult_obt:auto_generated                                                      ; work         ;
;          |gain:gain_in_vol2|                       ; 356 (307)         ; 44 (44)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2                                                                                             ; work         ;
;             |lpm_mult:Mult0|                       ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|lpm_mult:Mult0                                                                              ; work         ;
;                |mult_obt:auto_generated|           ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|lpm_mult:Mult0|mult_obt:auto_generated                                                      ; work         ;
;          |gain:gain_in_vol3|                       ; 356 (307)         ; 44 (44)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3                                                                                             ; work         ;
;             |lpm_mult:Mult0|                       ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|lpm_mult:Mult0                                                                              ; work         ;
;                |mult_obt:auto_generated|           ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|lpm_mult:Mult0|mult_obt:auto_generated                                                      ; work         ;
;       |Audio_Out:Audio_Out_Inst|                   ; 33 (33)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Out:Audio_Out_Inst                                                                                                                   ; work         ;
;       |FIFO_1X4:FIFO1X4Inst|                       ; 18 (0)            ; 25 (0)       ; 4           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst                                                                                                                       ; work         ;
;          |dcfifo:dcfifo_component|                 ; 18 (0)            ; 25 (0)       ; 4           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component                                                                                               ; work         ;
;             |dcfifo_vre1:auto_generated|           ; 18 (4)            ; 25 (11)      ; 4           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated                                                                    ; work         ;
;                |a_graycounter_84c:wrptr_g1p|       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_84c:wrptr_g1p                                        ; work         ;
;                |a_graycounter_cm6:rdptr_g1p|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_cm6:rdptr_g1p                                        ; work         ;
;                |alt_synch_pipe_t5d:rs_dgwp|        ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp                                         ; work         ;
;                   |dffpipe_tu8:dffpipe4|           ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_tu8:dffpipe4                    ; work         ;
;                |altsyncram_7r01:fifo_ram|          ; 0 (0)             ; 0 (0)        ; 4           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|altsyncram_7r01:fifo_ram                                           ; work         ;
;                |mux_a18:rdemp_eq_comp_lsb_mux|     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                      ; work         ;
;                |mux_a18:rdemp_eq_comp_msb_mux|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                      ; work         ;
;       |MUX_96X24:MUX96X24_inst|                    ; 1814 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|MUX_96X24:MUX96X24_inst                                                                                                                    ; work         ;
;          |lpm_mux:lpm_mux_component|               ; 1814 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component                                                                                          ; work         ;
;             |mux_mtc:auto_generated|               ; 1814 (1814)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component|mux_mtc:auto_generated                                                                   ; work         ;
;       |anpha:anpha_ins1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1                                                                                                                           ; work         ;
;          |lpm_mult0:b2v_inst4|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component                                                                           ; work         ;
;                |mult_3vq:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component|mult_3vq:auto_generated                                                   ; work         ;
;          |lpm_mult0:b2v_inst|                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst                                                                                                        ; work         ;
;             |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component                                                                            ; work         ;
;                |mult_3vq:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component|mult_3vq:auto_generated                                                    ; work         ;
;       |anpha:anpha_ins2|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2                                                                                                                           ; work         ;
;          |lpm_mult0:b2v_inst4|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component                                                                           ; work         ;
;                |mult_3vq:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component|mult_3vq:auto_generated                                                   ; work         ;
;          |lpm_mult0:b2v_inst|                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst                                                                                                        ; work         ;
;             |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component                                                                            ; work         ;
;                |mult_3vq:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component|mult_3vq:auto_generated                                                    ; work         ;
;       |gain:gain_inst4|                            ; 355 (306)         ; 44 (44)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4                                                                                                                            ; work         ;
;          |lpm_mult:Mult0|                          ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|lpm_mult:Mult0                                                                                                             ; work         ;
;             |mult_obt:auto_generated|              ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|lpm_mult:Mult0|mult_obt:auto_generated                                                                                     ; work         ;
;       |gain:gain_inst5|                            ; 160 (111)         ; 24 (24)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst5                                                                                                                            ; work         ;
;          |lpm_mult:Mult0|                          ; 49 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst5|lpm_mult:Mult0                                                                                                             ; work         ;
;             |mult_obt:auto_generated|              ; 49 (49)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst5|lpm_mult:Mult0|mult_obt:auto_generated                                                                                     ; work         ;
;       |new_rms:rms_ch12|                           ; 329 (305)         ; 230 (230)    ; 139298      ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12                                                                                                                           ; work         ;
;          |altsyncram:buffer_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 139298      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0                                                                                                   ; work         ;
;             |altsyncram_9gk1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 139298      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0|altsyncram_9gk1:auto_generated                                                                    ; work         ;
;          |lpm_mult:Mult0|                          ; 24 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|lpm_mult:Mult0                                                                                                            ; work         ;
;             |mult_ubt:auto_generated|              ; 24 (24)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                    ; work         ;
;       |peak_detect:peak_detect_inst|               ; 143 (143)         ; 139 (139)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|logo_key:comb_297|peak_detect:peak_detect_inst                                                                                                               ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|logo_key:comb_297|state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01011 ; state.01010 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.01010 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.01011 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|logo_key:comb_297|wr_state                                                                         ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; wr_state.01011 ; wr_state.01010 ; wr_state.00011 ; wr_state.00010 ; wr_state.00001 ; wr_state.00000 ; wr_state.01100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; wr_state.00000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; wr_state.00001 ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ; 0              ;
; wr_state.00010 ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ; 0              ;
; wr_state.00011 ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ; 0              ;
; wr_state.01010 ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; wr_state.01011 ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; wr_state.01100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Top_HD_LogoInsert|logo_key:comb_297|peak_detect:peak_detect_inst|state ;
+------------+----------------------------------------------------------------------------+
; Name       ; state.0000                                                                 ;
+------------+----------------------------------------------------------------------------+
; state.0001 ; 0                                                                          ;
; state.0000 ; 1                                                                          ;
+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; logo_key:comb_297|IS_EMI                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                           ;
; logo_key:comb_297|EMI_col_addr[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|EMI_cs_addr                                                                                                                     ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|EMI_bank_addr[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|wr_cs_addr                                                                                                                      ; Lost fanout                                                                                      ;
; logo_key:comb_297|col_addr[0]                                                                                                                     ; Merged with logo_key:comb_297|col_addr[1]                                                        ;
; logo_key:comb_297|latch_EMI_write_reg                                                                                                             ; Merged with logo_key:comb_297|latch_EMI_wr                                                       ;
; logo_key:comb_297|write_reg                                                                                                                       ; Merged with logo_key:comb_297|EMI_wr                                                             ;
; logo_key:comb_297|wr_col_addr[1]                                                                                                                  ; Merged with logo_key:comb_297|wr_col_addr[0]                                                     ;
; logo_key:comb_297|Audio:Audio_Inst2|counter[4]                                                                                                    ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[4]                                       ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|counter[4]                                                                                             ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[4]                                       ;
; logo_key:comb_297|Audio:Audio_Inst2|counter[3]                                                                                                    ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[3]                                       ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|counter[3]                                                                                             ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[3]                                       ;
; logo_key:comb_297|Audio:Audio_Inst2|counter[2]                                                                                                    ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[2]                                       ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|counter[2]                                                                                             ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[2]                                       ;
; logo_key:comb_297|Audio:Audio_Inst2|counter[1]                                                                                                    ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[1]                                       ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|counter[1]                                                                                             ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[1]                                       ;
; logo_key:comb_297|Audio:Audio_Inst2|counter[0]                                                                                                    ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[0]                                       ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|counter[0]                                                                                             ; Merged with logo_key:comb_297|Audio:Audio_Inst1|counter[0]                                       ;
; logo_key:comb_297|Audio:Audio_Inst2|last_word                                                                                                     ; Merged with logo_key:comb_297|Audio:Audio_Inst1|last_word                                        ;
; logo_key:comb_297|Audio_Out:Audio_Out_Inst|last_word                                                                                              ; Merged with logo_key:comb_297|Audio:Audio_Inst1|last_word                                        ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[17]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[17] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[16]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[16] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[15]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[15] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[14]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[14] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[13]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[13] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[12]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[12] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[11]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[11] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[10]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[10] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[9]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[9]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[8]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[8]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[7]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[7]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[6]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[6]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[5]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[5]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[4]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[4]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[3]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[3]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[2]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[2]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[1]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[1]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[0]                                                               ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[0]  ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[18]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[18] ;
; logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|smart_gain[19]                                                              ; Merged with logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[19] ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[17]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[17]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[16]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[16]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[15]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[15]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[14]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[14]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[13]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[13]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[12]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[12]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[11]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[11]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[10]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[10]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[9]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[9]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[8]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[8]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[7]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[7]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[6]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[6]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[5]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[5]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[4]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[4]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[3]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[3]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[2]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[2]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[1]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[1]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[0]                                                                                                   ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[0]                                      ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[18]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[18]                                     ;
; logo_key:comb_297|gain:gain_inst5|smart_gain[19]                                                                                                  ; Merged with logo_key:comb_297|gain:gain_inst4|smart_gain[19]                                     ;
; logo_key:comb_297|wr_col_addr[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|cs_addr                                                                                                                         ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|col_addr[1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|set_read_address                                                                                                                ; Merged with logo_key:comb_297|read_req                                                           ;
; logo_key:comb_297|new_rms:rms_ch12|state[2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state|b_non_empty ; Stuck at VCC due to stuck port data_in                                                           ;
; logo_key:comb_297|wr_state.01011                                                                                                                  ; Lost fanout                                                                                      ;
; logo_key:comb_297|peak_detect:peak_detect_inst|state.0000                                                                                         ; Lost fanout                                                                                      ;
; logo_key:comb_297|state~10                                                                                                                        ; Lost fanout                                                                                      ;
; logo_key:comb_297|state~11                                                                                                                        ; Lost fanout                                                                                      ;
; logo_key:comb_297|state~12                                                                                                                        ; Lost fanout                                                                                      ;
; logo_key:comb_297|state~13                                                                                                                        ; Lost fanout                                                                                      ;
; logo_key:comb_297|state~14                                                                                                                        ; Lost fanout                                                                                      ;
; logo_key:comb_297|wr_state~11                                                                                                                     ; Lost fanout                                                                                      ;
; logo_key:comb_297|wr_state~12                                                                                                                     ; Lost fanout                                                                                      ;
; logo_key:comb_297|wr_state~14                                                                                                                     ; Lost fanout                                                                                      ;
; logo_key:comb_297|wr_state~15                                                                                                                     ; Lost fanout                                                                                      ;
; logo_key:comb_297|peak_detect:peak_detect_inst|state~4                                                                                            ; Lost fanout                                                                                      ;
; logo_key:comb_297|peak_detect:peak_detect_inst|state~5                                                                                            ; Lost fanout                                                                                      ;
; logo_key:comb_297|peak_detect:peak_detect_inst|state~6                                                                                            ; Lost fanout                                                                                      ;
; logo_key:comb_297|wr_state.00010                                                                                                                  ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|state.00011                                                                                                                     ; Stuck at GND due to stuck port data_in                                                           ;
; logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state|b_full      ; Stuck at GND due to stuck port data_in                                                           ;
; Total Number of Removed Registers = 86                                                                                                            ;                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; logo_key:comb_297|IS_EMI ; Stuck at VCC              ; logo_key:comb_297|wr_cs_addr           ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                   ;
+------------------------------------------------------------+-------------------------------------------------+
; Register Name                                              ; RAM Name                                        ;
+------------------------------------------------------------+-------------------------------------------------+
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[0]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[1]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[2]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[3]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[4]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[5]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[6]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[7]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[8]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[9]  ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[10] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[11] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[12] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[13] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[14] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[15] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[16] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[17] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[18] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[19] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[20] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[21] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[22] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[23] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[24] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[25] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[26] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[27] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[28] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[29] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[30] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[31] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[32] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[33] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[34] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[35] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[36] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[37] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[38] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[39] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[40] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[41] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[42] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[43] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[44] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[45] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[46] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[47] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[48] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[49] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[50] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[51] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[52] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[53] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[54] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[55] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[56] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[57] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[58] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[59] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0_bypass[60] ; logo_key:comb_297|new_rms:rms_ch12|buffer_rtl_0 ;
+------------------------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|val_out[9]     ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|val_out[21]    ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|val_out[4]          ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|val_out[7]          ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|val_out[8]          ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|val_out[17]                                        ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst5|val_out[7]                                         ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|peak_detect:peak_detect_inst|peak[3]                               ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|peak_detect:peak_detect_inst|ntime[15]                             ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|wr_ptr[3]                                         ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[17][111]                                                    ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[16][89]                                                     ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[15][46]                                                     ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[14][3]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[13][83]                                                     ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[12][110]                                                    ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[11][84]                                                     ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[10][116]                                                    ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[9][5]                                                       ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[8][26]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[7][28]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[6][63]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[5][123]                                                     ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[4][84]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[3][68]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[2][98]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[1][95]                                                      ;                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|buffer[0][80]                                                      ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|col_addr[6]                                                        ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|time_out[7]                                                        ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|row_addr[8]                                                        ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|addr_read[3]                                                       ;                            ;
; 9:1                ; 49 bits   ; 294 LEs       ; 98 LEs               ; 196 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|sum[41]                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|bank_addr[0]                                                       ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|state[2]                                          ;                            ;
; 6:1                ; 96 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|local_wdata[26]~reg0                                               ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|local_wdata[92]~reg0                                               ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Out:Audio_Out_Inst|b_Bout_buff                               ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|addr_write[3]                                                      ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|read_counter[1]                                                    ;                            ;
; 17:1               ; 23 bits   ; 253 LEs       ; 138 LEs              ; 115 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|channel2_sample[5]                    ;                            ;
; 17:1               ; 23 bits   ; 253 LEs       ; 138 LEs              ; 115 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|channel1_sample[9]                    ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain[10] ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|smart_gain[18]      ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|smart_gain[11]      ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|smart_gain[9]       ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|smart_gain[14]                                     ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|temp_reg       ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|temp_reg       ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|temp_reg            ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|temp_reg            ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|temp_reg            ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|temp_reg                                           ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst5|temp_reg                                           ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|smart_gain     ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|smart_gain          ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|smart_gain          ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|smart_gain          ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|gain:gain_inst4|smart_gain                                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|wr_bank_addr                                                       ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|new_rms:rms_ch12|Mux62                                             ;                            ;
; 64:1               ; 9 bits    ; 378 LEs       ; 45 LEs               ; 333 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|Mux4                                                               ;                            ;
; 64:1               ; 7 bits    ; 294 LEs       ; 42 LEs               ; 252 LEs                ; |Top_HD_LogoInsert|logo_key:comb_297|Mux13                                                              ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Selector386                                                        ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Selector382                                                        ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Top_HD_LogoInsert|logo_key:comb_297|Selector388                                                        ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|Selector393                                                        ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|Selector396                                                        ;                            ;
; 17:1               ; 23 bits   ; 253 LEs       ; 161 LEs              ; 92 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|Selector96                            ;                            ;
; 17:1               ; 23 bits   ; 253 LEs       ; 161 LEs              ; 92 LEs                 ; |Top_HD_LogoInsert|logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|Selector29                            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0|altsyncram_9gk1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------+
; Assignment                      ; Value ; From ; To                                   ;
+---------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                    ;
+---------------------------------+-------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                       ;
+---------------------------------------+------------------------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                              ;
+---------------------------------------+------------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_cm6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|a_graycounter_84c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|altsyncram_7r01:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_tu8:dffpipe4 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:ws_dgrp|dffpipe_tu8:dffpipe4 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram|altsyncram_r5k1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|new_rms:rms_ch12|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 34                   ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 4097                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 34                   ; Untyped                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                         ;
; NUMWORDS_B                         ; 4097                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_9gk1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|new_rms:rms_ch12|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------+
; Parameter Name                                 ; Value       ; Type                                ;
+------------------------------------------------+-------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 23          ; Untyped                             ;
; LPM_WIDTHB                                     ; 23          ; Untyped                             ;
; LPM_WIDTHP                                     ; 46          ; Untyped                             ;
; LPM_WIDTHR                                     ; 46          ; Untyped                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                             ;
; LATENCY                                        ; 0           ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                             ;
; USE_EAB                                        ; OFF         ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                             ;
+------------------------------------------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                   ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 20          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 43          ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 43          ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                ;
; LATENCY                                        ; 0           ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                ;
; USE_EAB                                        ; OFF         ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_masterch2|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                   ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 20          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 43          ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 43          ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                ;
; LATENCY                                        ; 0           ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                ;
; USE_EAB                                        ; OFF         ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                ;
+------------------------------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                              ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                    ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                           ;
; LPM_WIDTHB                                     ; 20          ; Untyped                                                           ;
; LPM_WIDTHP                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHR                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                           ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                           ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|gain:gain_inst4|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------+
; Parameter Name                                 ; Value       ; Type                               ;
+------------------------------------------------+-------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 23          ; Untyped                            ;
; LPM_WIDTHB                                     ; 20          ; Untyped                            ;
; LPM_WIDTHP                                     ; 43          ; Untyped                            ;
; LPM_WIDTHR                                     ; 43          ; Untyped                            ;
; LPM_WIDTHS                                     ; 1           ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0           ; Untyped                            ;
; LATENCY                                        ; 0           ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                            ;
; USE_EAB                                        ; OFF         ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                            ;
+------------------------------------------------+-------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol2|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                              ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                    ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                           ;
; LPM_WIDTHB                                     ; 20          ; Untyped                                                           ;
; LPM_WIDTHP                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHR                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                           ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                           ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst|gain:gain_in_vol3|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                              ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                    ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                           ;
; LPM_WIDTHB                                     ; 20          ; Untyped                                                           ;
; LPM_WIDTHP                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHR                                     ; 43          ; Untyped                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                           ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                           ;
+------------------------------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logo_key:comb_297|gain:gain_inst5|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------+
; Parameter Name                                 ; Value       ; Type                               ;
+------------------------------------------------+-------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 23          ; Untyped                            ;
; LPM_WIDTHB                                     ; 20          ; Untyped                            ;
; LPM_WIDTHP                                     ; 43          ; Untyped                            ;
; LPM_WIDTHR                                     ; 43          ; Untyped                            ;
; LPM_WIDTHS                                     ; 1           ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0           ; Untyped                            ;
; LATENCY                                        ; 0           ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                            ;
; USE_EAB                                        ; OFF         ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_obt    ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                            ;
+------------------------------------------------+-------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                             ;
; CBXI_PARAMETER          ; dcfifo_vre1 ; Untyped                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 48          ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_gn21 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                            ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 9           ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_3vq    ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                         ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_4ph ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                           ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ash ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                             ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                          ;
; LATENCY                                        ; 0           ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 9           ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_3vq    ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                          ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                            ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 9           ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_3vq    ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                         ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_4ph ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                           ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ash ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|anpha:anpha_ins2|lpm_mult0:b2v_inst4|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                             ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                          ;
; LATENCY                                        ; 0           ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 9           ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_3vq    ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                          ;
+------------------------------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 24          ; Signed Integer                                                            ;
; LPM_SIZE               ; 96          ; Signed Integer                                                            ;
; LPM_WIDTHS             ; 7           ; Signed Integer                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; CBXI_PARAMETER         ; mux_mtc     ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; File                                            ; Location           ; Library ; Checksum                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_dpfifo.inc            ; Quartus II Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc            ; Quartus II Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fefifo.inc            ; Quartus II Install ; work    ; 5a44f50e786a1d286adceb22796b9f   ;
; libraries/megafunctions/a_fffifo.inc            ; Quartus II Install ; work    ; aa34dd3c645beefc31a3e4ef186db4   ;
; libraries/megafunctions/a_gray2bin.inc          ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a2f89c3e13e   ;
; libraries/megafunctions/a_graycounter.inc       ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec505aa8  ;
; libraries/megafunctions/a_i2fifo.inc            ; Quartus II Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_regfifo.inc           ; Quartus II Install ; work    ; 8b2977668c8752c10a1f1977c9b9ee6  ;
; libraries/megafunctions/addcore.inc             ; Quartus II Install ; work    ; e15993f131a5367862d6283fbb5a133  ;
; libraries/megafunctions/aglobal111.inc          ; Quartus II Install ; work    ; 9cc1f9de5ad83fc94dd171c3f7986bd  ;
; libraries/megafunctions/alt_stratix_add_sub.inc ; Quartus II Install ; work    ; 16df31198e4f1dce2b8df944fbafaefe ;
; libraries/megafunctions/alt_sync_fifo.inc       ; Quartus II Install ; work    ; a019bef5b1e7379dfab915daa2a6c4   ;
; libraries/megafunctions/altdpram.inc            ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altshift.inc            ; Quartus II Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram_fifo.inc     ; Quartus II Install ; work    ; 4b2b21790828dd59a04a16f08af58b   ;
; libraries/megafunctions/bypassff.inc            ; Quartus II Install ; work    ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/dcfifo.tdf              ; Quartus II Install ; work    ; 70b9603ae4a0d985f67137cfe328eec7 ;
; libraries/megafunctions/dffpipe.inc             ; Quartus II Install ; work    ; 5471cd80ee441dd293deca0963c9aa0  ;
; libraries/megafunctions/look_add.inc            ; Quartus II Install ; work    ; 9091c394592369a07bdf7fbf1ce9ced6 ;
; libraries/megafunctions/lpm_add_sub.inc         ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_add_sub.tdf         ; Quartus II Install ; work    ; fc9f60746bd74f69eb39c3d39610865e ;
; libraries/megafunctions/lpm_compare.inc         ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb11566  ;
; libraries/megafunctions/lpm_counter.inc         ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_mult.tdf            ; Quartus II Install ; work    ; de2e10955ec3c8dd57d7e43b2bb92359 ;
; libraries/megafunctions/lpm_mux.tdf             ; Quartus II Install ; work    ; 934857657722f0c6df91ef2920faaf23 ;
; libraries/megafunctions/multcore.inc            ; Quartus II Install ; work    ; ee598ea39a3d6bdc35b167eefc3ee3da ;
; libraries/megafunctions/muxlut.inc              ; Quartus II Install ; work    ; 301e88484af1e8d67bcd099bb975882  ;
; libraries/megafunctions/scfifo.tdf              ; Quartus II Install ; work    ; e6eefb57de75509bccfc31239acb7    ;
; A_DELAY.v                                       ; Project Directory  ; work    ; 2777c9846270412c82bdef424a6efe1a ;
; anpha.v                                         ; Project Directory  ; work    ; 5d2d2fc551a4162bc81ca9749412643  ;
; audio.v                                         ; Project Directory  ; work    ; 5b37f4568154a73b8fbb55dbc3820    ;
; audio_mixer.v                                   ; Project Directory  ; work    ; 6ec92f70a02bea5115d87c7a1be22    ;
; audio_out.v                                     ; Project Directory  ; work    ; 62a9ed788e897ebce1399e253bde2fbd ;
; db/a_dpfifo_nt21.tdf                            ; Project Directory  ; work    ; fe543773ed82a27edbc91835b86ec624 ;
; db/a_fefifo_3bf.tdf                             ; Project Directory  ; work    ; c6cad312c79167a387bdc18a5340f4f0 ;
; db/a_graycounter_84c.tdf                        ; Project Directory  ; work    ; cd346e292f12b14e32f99e7298364a79 ;
; db/a_graycounter_cm6.tdf                        ; Project Directory  ; work    ; d774d271f9bce0f323f6f525fd93cb2  ;
; db/add_sub_4ph.tdf                              ; Project Directory  ; work    ; d5ac39e46d6216054e659cc712abf6   ;
; db/add_sub_ash.tdf                              ; Project Directory  ; work    ; 2b2c1b82e6489c5aa5f49dedaaf83d   ;
; db/alt_synch_pipe_t5d.tdf                       ; Project Directory  ; work    ; f5afaaf0f51e83b9b975f2f4c548251  ;
; db/altsyncram_7r01.tdf                          ; Project Directory  ; work    ; ee65bd767929f702bcea18641d559    ;
; db/altsyncram_r5k1.tdf                          ; Project Directory  ; work    ; f159d155db6367bba51832f15d2e27   ;
; db/cmpr_u46.tdf                                 ; Project Directory  ; work    ; 5aac731278430bbf4ab196613eb3e62  ;
; db/cmpr_v46.tdf                                 ; Project Directory  ; work    ; b735207de034f0ec6e02af2d9b465b7  ;
; db/cntr_6ob.tdf                                 ; Project Directory  ; work    ; 3fc9c25ae253a62e11d61b48dc35be8b ;
; db/cntr_io7.tdf                                 ; Project Directory  ; work    ; 51b45cb53eb6650b9ace79e78e317b7  ;
; db/dcfifo_vre1.tdf                              ; Project Directory  ; work    ; 66624d5f15b45bb2ef62aacfc5f1d7b  ;
; db/dffpipe_tu8.tdf                              ; Project Directory  ; work    ; 1c297d17cb18ef82bf7e414464117963 ;
; db/dpram_i711.tdf                               ; Project Directory  ; work    ; d32ecf76973ec4f76ae2654a25325a   ;
; db/mult_3vq.tdf                                 ; Project Directory  ; work    ; 20283a3448f87194ee2517ace45c7aa  ;
; db/mux_a18.tdf                                  ; Project Directory  ; work    ; 224ef851a15a61fe243282bef01816f3 ;
; db/mux_mtc.tdf                                  ; Project Directory  ; work    ; 1ba4a474c49d1769ff2b8dec64e9e9f5 ;
; db/scfifo_gn21.tdf                              ; Project Directory  ; work    ; 2c70995918d759d3e9ac1617a7575271 ;
; fifo_1x4.v                                      ; Project Directory  ; work    ; 5784ce2a764ef4d6a24393666d9c42   ;
; gain.v                                          ; Project Directory  ; work    ; 33cd8965685bb1f21d504ab661e33    ;
; logo_key.v                                      ; Project Directory  ; work    ; 5f2098adaa2ce0d21466fbcee17f2ff  ;
; lpm_add_sub0.v                                  ; Project Directory  ; work    ; 6f9a5d9a978336d9482eb6e285396013 ;
; lpm_add_sub1.v                                  ; Project Directory  ; work    ; c4f8567ce8caae4d4da4754b94666e0  ;
; lpm_mult0.v                                     ; Project Directory  ; work    ; eaea115635cc63175bf64548973c53   ;
; mux_96x24.v                                     ; Project Directory  ; work    ; 5727699c4297cf1f8e78bbc8bf65266  ;
; new_rms.v                                       ; Project Directory  ; work    ; 2ab9ee3e872439e3c9d4795fef6548d0 ;
; peak_detect.v                                   ; Project Directory  ; work    ; dc430f8af116977e22684edd413d2e6  ;
+-------------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "pzdyqx:nabboc" Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_HD_LogoInsert                                                       ; 117 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert                                                                                                                            ; work         ;
;    |pzdyqx:nabboc|                                                       ; 117 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                     ; 117 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                 ; work         ;
;          |CJQJ5354:TWMW7206|                                             ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                               ; work         ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1| ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                   ; work         ;
;             |CJQJ5354:AJQA6937|                                          ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937 ; work         ;
;          |PZMU7345:HHRH5434|                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                               ; work         ;
;          |VELJ8121:JDCF0099|                                             ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                               ; work         ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------+----------------------------+
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; |Top_HD_LogoInsert|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 10                               ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010111111 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                  ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |Top_HD_LogoInsert                ; 90 (0)            ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert                                            ; work         ;
;    |sld_hub:auto_hub|             ; 90 (54)           ; 61 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|sld_hub:auto_hub                           ; work         ;
;       |sld_rom_sr:hub_info_reg|   ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|sld_hub:auto_hub|sld_rom_sr:hub_info_reg   ; work         ;
;       |sld_shadow_jsm:shadow_jsm| ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_HD_LogoInsert|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------+----------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Top_HD_LogoInsert|sld_hub:auto_hub|irf_reg[1][0]                           ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |Top_HD_LogoInsert|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |Top_HD_LogoInsert|sld_hub:auto_hub|irsr_reg[2]                             ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |Top_HD_LogoInsert|sld_hub:auto_hub|shadow_irf_reg[1][0]                    ;                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; |Top_HD_LogoInsert|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone III                      ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 4                                ; Untyped         ;
; node_info                ; 00000000000010000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1"                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|Audio_Out:Audio_Out_Inst"                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|A_DELAY:delay_100ms" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; wrreq ; Input ; Info     ; Stuck at VCC                           ;
+-------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|new_rms:rms_ch12"                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; sum      ; Output ; Warning  ; Output or bidir port (49 bits) is wider than the port expression (48 bits) it drives; bit(s) "sum[48..48]" have no fanouts ;
; old_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; state    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; rd_ptr   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|Audio:Audio_Inst2"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ChannelB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; aout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; counter  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297|Audio:Audio_Inst1"                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; aout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_key:comb_297"                                                                                                                                                                                                              ;
+----------------------+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type             ; Severity ; Details                                                                                                                                                                                               ;
+----------------------+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pclk_Tx              ; Partition Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; active_video         ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                                                                      ;
; local_col_addr[1..0] ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                                                                      ;
; local_cs_addr        ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                                                                      ;
; NRD                  ; Partition Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. Constants will not propagate across partition boundaries ;
; rms_usedw            ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away.                                                                 ;
+----------------------+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDR2_IF:DDR2_IF_inst"                                                                                                                   ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type             ; Severity ; Details                                                                                                          ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; aux_full_rate_clk ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; aux_half_rate_clk ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; global_reset_n    ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
; local_init_done   ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; local_refresh_ack ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; reset_request_n   ; Partition Output ; Info     ; Explicitly unconnected                                                                                           ;
; soft_reset_n      ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                           ;
+-------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyAnpha"                                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data_out[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; test_count     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; number_active  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HVF_ref_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; number_delay   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Convert20b210b:Convert10b_Inst_Anpha"                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; vsync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fsync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; selection ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyVideo|FIFO_23x4:FIFO_23x4_BGKD"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdusedw[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineSync:LineSync_BKGD_KeyVideo"                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_count    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; number_active ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HVF_ref_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_ok         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; number_delay  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Convert20b210b:Convert10b_Inst"                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; vsync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fsync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; selection ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdusedw[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineSync1:LineSync_BKGD"                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_count   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; number_delay ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; pzdyqx:nabboc  ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Mon Jan 26 16:03:13 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_HD_LogoInsert -c hdlogo_v1_0_0
Warning (125092): Tcl Script File ../TestGennum/FIFO_23x4.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../TestGennum/FIFO_23x4.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fifo_buff.v
    Info (12023): Found entity 1: FIFO_BUFF
Info (12021): Found 1 design units, including 1 entities, in source file rms.v
    Info (12023): Found entity 1: RMS
Info (12021): Found 1 design units, including 1 entities, in source file fifo_23x4.v
    Info (12023): Found entity 1: FIFO_23x4
Info (12021): Found 1 design units, including 1 entities, in source file key_math.v
    Info (12023): Found entity 1: Key_Math
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_sub1.v
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_sub0.v
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mult0.v
    Info (12023): Found entity 1: lpm_mult0
Warning (10238): Verilog Module Declaration warning at Convert20b210b.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Convert20b210b"
Info (12021): Found 1 design units, including 1 entities, in source file convert20b210b.v
    Info (12023): Found entity 1: Convert20b210b
Warning (10090): Verilog HDL syntax warning at Top_HD_LogoInsert.v(363): extra block comment delimiter characters /* within block comment
Warning (10238): Verilog Module Declaration warning at Top_HD_LogoInsert.v(74): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Top_HD_LogoInsert"
Info (12021): Found 1 design units, including 1 entities, in source file top_hd_logoinsert.v
    Info (12023): Found entity 1: Top_HD_LogoInsert
Info (12021): Found 1 design units, including 1 entities, in source file linesync.v
    Info (12023): Found entity 1: LineSync
Info (12021): Found 2 design units, including 2 entities, in source file glbclk_2x1.v
    Info (12023): Found entity 1: GLBCLK_2X1_altclkctrl_uhi
    Info (12023): Found entity 2: GLBCLK_2X1
Info (12021): Found 1 design units, including 1 entities, in source file ddr2_if_auk_ddr_hp_controller_wrapper.v
    Info (12023): Found entity 1: DDR2_IF_auk_ddr_hp_controller_wrapper
Info (12021): Found 18 design units, including 8 entities, in source file auk_ddr_hp_controller.vhd
    Info (12022): Found design unit 1: auk_ddr_hp_functions
    Info (12022): Found design unit 2: auk_ddr_hp_functions-body
    Info (12022): Found design unit 3: auk_ddr_hp_avalon_if-rtl
    Info (12022): Found design unit 4: auk_ddr_hp_bank_details-rtl
    Info (12022): Found design unit 5: auk_ddr_hp_init-rtl
    Info (12022): Found design unit 6: auk_ddr2_hp_init-rtl
    Info (12022): Found design unit 7: auk_ddr_hp_custom_fifo-rtl
    Info (12022): Found design unit 8: auk_ddr_hp_input_buf-rtl
    Info (12022): Found design unit 9: auk_ddr_hp_timers-rtl
    Info (12022): Found design unit 10: auk_ddr_hp_controller-rtl
    Info (12023): Found entity 1: auk_ddr_hp_avalon_if
    Info (12023): Found entity 2: auk_ddr_hp_bank_details
    Info (12023): Found entity 3: auk_ddr_hp_init
    Info (12023): Found entity 4: auk_ddr2_hp_init
    Info (12023): Found entity 5: auk_ddr_hp_custom_fifo
    Info (12023): Found entity 6: auk_ddr_hp_input_buf
    Info (12023): Found entity 7: auk_ddr_hp_timers
    Info (12023): Found entity 8: auk_ddr_hp_controller
Info (12021): Found 1 design units, including 1 entities, in source file ddr2_if_phy_alt_mem_phy_seq_wrapper.v
    Info (12023): Found entity 1: DDR2_IF_phy_alt_mem_phy_seq_wrapper
Info (12021): Found 25 design units, including 8 entities, in source file ddr2_if_phy_alt_mem_phy_seq.vhd
    Info (12022): Found design unit 1: DDR2_IF_phy_alt_mem_phy_constants_pkg
    Info (12022): Found design unit 2: DDR2_IF_phy_alt_mem_phy_record_pkg
    Info (12022): Found design unit 3: DDR2_IF_phy_alt_mem_phy_record_pkg-body
    Info (12022): Found design unit 4: DDR2_IF_phy_alt_mem_phy_addr_cmd_pkg
    Info (12022): Found design unit 5: DDR2_IF_phy_alt_mem_phy_addr_cmd_pkg-body
    Info (12022): Found design unit 6: DDR2_IF_phy_alt_mem_phy_iram_addr_pkg
    Info (12022): Found design unit 7: DDR2_IF_phy_alt_mem_phy_iram_addr_pkg-body
    Info (12022): Found design unit 8: DDR2_IF_phy_alt_mem_phy_regs_pkg
    Info (12022): Found design unit 9: DDR2_IF_phy_alt_mem_phy_regs_pkg-body
    Info (12022): Found design unit 10: DDR2_IF_phy_alt_mem_phy_mmi-struct
    Info (12022): Found design unit 11: DDR2_IF_phy_alt_mem_phy_admin-struct
    Info (12022): Found design unit 12: DDR2_IF_phy_alt_mem_phy_iram_ram-struct
    Info (12022): Found design unit 13: DDR2_IF_phy_alt_mem_phy_iram-struct
    Info (12022): Found design unit 14: DDR2_IF_phy_alt_mem_phy_dgrb-struct
    Info (12022): Found design unit 15: DDR2_IF_phy_alt_mem_phy_dgwb-rtl
    Info (12022): Found design unit 16: DDR2_IF_phy_alt_mem_phy_ctrl-struct
    Info (12022): Found design unit 17: DDR2_IF_phy_alt_mem_phy_seq-struct
    Info (12023): Found entity 1: DDR2_IF_phy_alt_mem_phy_mmi
    Info (12023): Found entity 2: DDR2_IF_phy_alt_mem_phy_admin
    Info (12023): Found entity 3: DDR2_IF_phy_alt_mem_phy_iram_ram
    Info (12023): Found entity 4: DDR2_IF_phy_alt_mem_phy_iram
    Info (12023): Found entity 5: DDR2_IF_phy_alt_mem_phy_dgrb
    Info (12023): Found entity 6: DDR2_IF_phy_alt_mem_phy_dgwb
    Info (12023): Found entity 7: DDR2_IF_phy_alt_mem_phy_ctrl
    Info (12023): Found entity 8: DDR2_IF_phy_alt_mem_phy_seq
Info (12021): Found 1 design units, including 1 entities, in source file ddr2_if_phy.v
    Info (12023): Found entity 1: DDR2_IF_phy
Info (12021): Found 12 design units, including 12 entities, in source file ddr2_if_phy_alt_mem_phy.v
    Info (12023): Found entity 1: DDR2_IF_phy_alt_mem_phy
    Info (12023): Found entity 2: DDR2_IF_phy_alt_mem_phy_clk_reset
    Info (12023): Found entity 3: DDR2_IF_phy_alt_mem_phy_ac
    Info (12023): Found entity 4: DDR2_IF_phy_alt_mem_phy_addr_cmd
    Info (12023): Found entity 5: DDR2_IF_phy_alt_mem_phy_dp_io
    Info (12023): Found entity 6: DDR2_IF_phy_alt_mem_phy_read_dp
    Info (12023): Found entity 7: DDR2_IF_phy_alt_mem_phy_write_dp
    Info (12023): Found entity 8: DDR2_IF_phy_alt_mem_phy_rdata_valid
    Info (12023): Found entity 9: DDR2_IF_phy_alt_mem_phy_mux
    Info (12023): Found entity 10: DDR2_IF_phy_alt_mem_phy_mimic
    Info (12023): Found entity 11: DDR2_IF_phy_alt_mem_phy_mimic_debug
    Info (12023): Found entity 12: DDR2_IF_phy_alt_mem_phy_reset_pipe
Info (12021): Found 1 design units, including 1 entities, in source file ddr2_if_phy_alt_mem_phy_pll.v
    Info (12023): Found entity 1: DDR2_IF_phy_alt_mem_phy_pll
Info (12021): Found 1 design units, including 1 entities, in source file peak_detect.v
    Info (12023): Found entity 1: peak_detect
Info (12021): Found 1 design units, including 1 entities, in source file gain.v
    Info (12023): Found entity 1: gain
Info (12021): Found 2 design units, including 2 entities, in source file clk_mux.v
    Info (12023): Found entity 1: clk_mux_altclkctrl_uhi
    Info (12023): Found entity 2: clk_mux
Info (12021): Found 2 design units, including 2 entities, in source file testclk.v
    Info (12023): Found entity 1: testclk_altclkctrl_uhi
    Info (12023): Found entity 2: testclk
Info (12021): Found 1 design units, including 1 entities, in source file linesync1.v
    Info (12023): Found entity 1: LineSync1
Info (12021): Found 1 design units, including 1 entities, in source file a_delay.v
    Info (12023): Found entity 1: A_DELAY
Info (12021): Found 1 design units, including 1 entities, in source file rms_detect.v
    Info (12023): Found entity 1: rms_detect
Info (12021): Found 1 design units, including 1 entities, in source file fifo_rms.v
    Info (12023): Found entity 1: FIFO_RMS
Info (12021): Found 1 design units, including 1 entities, in source file new_rms.v
    Info (12023): Found entity 1: new_rms
Warning (10236): Verilog HDL Implicit Net warning at Top_HD_LogoInsert.v(304): created implicit net for "global_reset_n"
Warning (10236): Verilog HDL Implicit Net warning at Top_HD_LogoInsert.v(459): created implicit net for "active_video"
Warning (10236): Verilog HDL Implicit Net warning at LineSync.v(134): created implicit net for "my_data"
Warning (10236): Verilog HDL Implicit Net warning at LineSync1.v(116): created implicit net for "my_data"
Critical Warning (10846): Verilog HDL Instantiation warning at Top_HD_LogoInsert.v(481): instance has no name
Info (12127): Elaborating entity "Top_HD_LogoInsert" for the top level hierarchy
Warning (10858): Verilog HDL warning at Top_HD_LogoInsert.v(148): object rdusedw_BKGD_sig used but never assigned
Warning (10858): Verilog HDL warning at Top_HD_LogoInsert.v(150): object data_out_BKGD used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Top_HD_LogoInsert.v(168): object "clk_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Top_HD_LogoInsert.v(211): object "delay_hvf1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Top_HD_LogoInsert.v(300): object "tie_low" assigned a value but never read
Warning (10030): Net "rdusedw_BKGD_sig" at Top_HD_LogoInsert.v(148) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data_out_BKGD[22..20]" at Top_HD_LogoInsert.v(150) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "LineSync1" for hierarchy "LineSync1:LineSync_BKGD"
Warning (10036): Verilog HDL or VHDL warning at LineSync1.v(116): object "my_data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LineSync1.v(95): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at LineSync1.v(109): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at LineSync1.v(127): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "number_delay" at LineSync1.v(32) has no driver
Info (12128): Elaborating entity "FIFO_23x4" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD"
Info (12128): Elaborating entity "dcfifo" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_oue1.tdf
    Info (12023): Found entity 1: dcfifo_oue1
Info (12128): Elaborating entity "dcfifo_oue1" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ffb.tdf
    Info (12023): Found entity 1: a_gray2bin_ffb
Info (12128): Elaborating entity "a_gray2bin_ffb" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_gray2bin_ffb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cm6.tdf
    Info (12023): Found entity 1: a_graycounter_cm6
Info (12128): Elaborating entity "a_graycounter_cm6" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_cm6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_84c.tdf
    Info (12023): Found entity 1: a_graycounter_84c
Info (12128): Elaborating entity "a_graycounter_84c" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|a_graycounter_84c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bu01.tdf
    Info (12023): Found entity 1: altsyncram_bu01
Info (12128): Elaborating entity "altsyncram_bu01" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|altsyncram_bu01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ru8.tdf
    Info (12023): Found entity 1: dffpipe_ru8
Info (12128): Elaborating entity "dffpipe_ru8" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|dffpipe_ru8:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1u7
Info (12128): Elaborating entity "alt_synch_pipe_1u7" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf
    Info (12023): Found entity 1: dffpipe_su8
Info (12128): Elaborating entity "dffpipe_su8" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:rs_dgwp|dffpipe_su8:dffpipe9"
Info (12128): Elaborating entity "alt_synch_pipe_1u7" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|alt_synch_pipe_1u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf
    Info (12023): Found entity 1: cmpr_v46
Info (12128): Elaborating entity "cmpr_v46" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_u46.tdf
    Info (12023): Found entity 1: cmpr_u46
Info (12128): Elaborating entity "cmpr_u46" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|cmpr_u46:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info (12023): Found entity 1: mux_a18
Info (12128): Elaborating entity "mux_a18" for hierarchy "LineSync1:LineSync_BKGD|FIFO_23x4:FIFO_23x4_BGKD|dcfifo:dcfifo_component|dcfifo_oue1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "Key_Math" for hierarchy "Key_Math:Key_Math_Inst1"
Warning (10230): Verilog HDL assignment warning at Key_Math.v(35): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Convert20b210b" for hierarchy "Convert20b210b:Convert10b_Inst"
Info (12128): Elaborating entity "LineSync" for hierarchy "LineSync:LineSync_BKGD_KeyVideo"
Warning (10036): Verilog HDL or VHDL warning at LineSync.v(134): object "my_data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LineSync.v(99): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at LineSync.v(113): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at LineSync.v(127): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at LineSync.v(145): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "number_delay" at LineSync.v(33) has no driver
Warning (12125): Using design file ddr2_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DDR2_IF
Info (12128): Elaborating entity "DDR2_IF" for hierarchy "DDR2_IF:DDR2_IF_inst"
Warning (12125): Using design file ddr2_if_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DDR2_IF_controller_phy
Info (12128): Elaborating entity "DDR2_IF_controller_phy" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst"
Info (12128): Elaborating entity "DDR2_IF_auk_ddr_hp_controller_wrapper" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst"
Warning (10230): Verilog HDL assignment warning at DDR2_IF_auk_ddr_hp_controller_wrapper.v(166): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "auk_ddr_hp_controller" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kic1.tdf
    Info (12023): Found entity 1: scfifo_kic1
Info (12128): Elaborating entity "scfifo_kic1" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ha51.tdf
    Info (12023): Found entity 1: a_dpfifo_ha51
Info (12128): Elaborating entity "a_dpfifo_ha51" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0e1.tdf
    Info (12023): Found entity 1: altsyncram_i0e1
Info (12128): Elaborating entity "altsyncram_i0e1" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|altsyncram_i0e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8r8.tdf
    Info (12023): Found entity 1: cmpr_8r8
Info (12128): Elaborating entity "cmpr_8r8" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cmpr_8r8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_8r8" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cmpr_8r8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmb.tdf
    Info (12023): Found entity 1: cntr_lmb
Info (12128): Elaborating entity "cntr_lmb" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_lmb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2n7.tdf
    Info (12023): Found entity 1: cntr_2n7
Info (12128): Elaborating entity "cntr_2n7" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_2n7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mmb.tdf
    Info (12023): Found entity 1: cntr_mmb
Info (12128): Elaborating entity "cntr_mmb" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|scfifo:\g_local_buffered_if:reg_wdata_fifo|scfifo_kic1:auto_generated|a_dpfifo_ha51:dpfifo|cntr_mmb:wr_ptr"
Info (12128): Elaborating entity "auk_ddr_hp_input_buf" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf"
Info (12128): Elaborating entity "auk_ddr_hp_custom_fifo" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo"
Info (12128): Elaborating entity "auk_ddr_hp_bank_details" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man"
Info (12128): Elaborating entity "auk_ddr_hp_timers" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer"
Info (12128): Elaborating entity "DDR2_IF_phy" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst"
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(462): object "ctl_mem_dqs" assigned a value but never read
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_dp_io" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio"
Info (12128): Elaborating entity "altddio_in" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf
    Info (12023): Found entity 1: ddio_in_0fd
Info (12128): Elaborating entity "ddio_in_0fd" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_read_dp" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdh1.tdf
    Info (12023): Found entity 1: altsyncram_tdh1
Info (12128): Elaborating entity "altsyncram_tdh1" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_tdh1:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_write_dp" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp"
Warning (10230): Verilog HDL assignment warning at DDR2_IF_phy_alt_mem_phy.v(3955): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_addr_cmd" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_ac" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "ON"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf
    Info (12023): Found entity 1: ddio_out_egd
Info (12128): Elaborating entity "ddio_out_egd" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_ac" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf
    Info (12023): Found entity 1: ddio_out_1jd
Info (12128): Elaborating entity "ddio_out_1jd" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|DDR2_IF_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_seq_wrapper" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_seq" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst"
Warning (10631): VHDL Process Statement warning at DDR2_IF_phy_alt_mem_phy_seq.vhd(14096): inferring latch(es) for signal or variable "static_rst_offset", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DDR2_IF_phy_alt_mem_phy_seq.vhd(14096): inferring latch(es) for signal or variable "phs_shft_busy_1r", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_admin" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_admin:admin"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_dgrb" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgrb:dgrb"
Warning (10631): VHDL Process Statement warning at DDR2_IF_phy_alt_mem_phy_seq.vhd(9399): inferring latch(es) for signal or variable "sig_iram_wds_req", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_dgwb" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_dgwb:dgwb"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_ctrl" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_seq_wrapper:seq_wrapper|DDR2_IF_phy_alt_mem_phy_seq:seq_inst|DDR2_IF_phy_alt_mem_phy_ctrl:ctrl"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_rdata_valid" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ni1.tdf
    Info (12023): Found entity 1: altsyncram_4ni1
Info (12128): Elaborating entity "altsyncram_4ni1" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_clk_reset" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk"
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1222): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DDR2_IF_phy_alt_mem_phy.v(1223): object "global_reset_ams_n_r" assigned a value but never read
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_pll" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "250000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "166667"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "125000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "166667"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "125000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "166667"
    Info (12134): Parameter "clk2_phase_shift" = "-1500"
    Info (12134): Parameter "clk3_divide_by" = "125000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "166667"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "125000"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "166667"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "107"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_kkm3.tdf
    Info (12023): Found entity 1: altpll_kkm3
Info (12128): Elaborating entity "altpll_kkm3" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_rfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_rfo" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2"
Warning (287013): Variable or input pin "datad" is defined but never used
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_sfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_sfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_sfo" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4"
Warning (287013): Variable or input pin "datad" is defined but never used
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_tfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_tfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_tfo" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkm3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5"
Warning (287013): Variable or input pin "datad" is defined but never used
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_e4h.tdf
    Info (12023): Found entity 1: ddio_bidir_e4h
Info (12128): Elaborating entity "ddio_bidir_e4h" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info (12133): Instantiated megafunction "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_idf.tdf
    Info (12023): Found entity 1: ddio_bidir_idf
Info (12128): Elaborating entity "ddio_bidir_idf" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_reset_pipe" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_reset_pipe" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Info (12128): Elaborating entity "DDR2_IF_phy_alt_mem_phy_mimic" for hierarchy "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_mimic:mmc"
Warning (12125): Using design file logo_key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: logo_key
Warning (10236): Verilog HDL Implicit Net warning at logo_key.v(156): created implicit net for "COUNTER_VALUE"
Info (12128): Elaborating entity "logo_key" for hierarchy "logo_key:comb_297"
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(156): object "COUNTER_VALUE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(100): object "MAX_ROW_PIN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(119): object "mode_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(130): object "anpha_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(224): object "reset_address_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(267): object "ch12_gain_front" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(268): object "comp_gain_front" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(271): object "com_ch12_gain" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(274): object "agc_ctrl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(350): object "EMI_write_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(528): object "first_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(634): object "t_o" assigned a value but never read
Warning (10858): Verilog HDL warning at logo_key.v(778): object ch12_in_com_peak used but never assigned
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(873): object "active_video_delay_one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logo_key.v(884): object "video_latch_one" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at logo_key.v(156): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at logo_key.v(588): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at logo_key.v(598): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at logo_key.v(599): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at logo_key.v(607): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at logo_key.v(623): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at logo_key.v(624): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at logo_key.v(927): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at logo_key.v(935): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at logo_key.v(944): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at logo_key.v(980): truncated value with size 32 to match size of target (8)
Warning (10030): Net "status[29][15..7]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "status[63..30]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "status[26][15..7]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "status[27]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "status[24]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "status[20..0]" at logo_key.v(243) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ch12_in_com_peak" at logo_key.v(778) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "rms_usedw" at logo_key.v(781) has no driver
Warning (12125): Using design file fifo_1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FIFO_1X4
Info (12128): Elaborating entity "FIFO_1X4" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_vre1.tdf
    Info (12023): Found entity 1: dcfifo_vre1
Info (12128): Elaborating entity "dcfifo_vre1" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7r01.tdf
    Info (12023): Found entity 1: altsyncram_7r01
Info (12128): Elaborating entity "altsyncram_7r01" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|altsyncram_7r01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_t5d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_t5d
Info (12128): Elaborating entity "alt_synch_pipe_t5d" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "logo_key:comb_297|FIFO_1X4:FIFO1X4Inst|dcfifo:dcfifo_component|dcfifo_vre1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_tu8:dffpipe4"
Warning (12125): Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio
Info (12128): Elaborating entity "Audio" for hierarchy "logo_key:comb_297|Audio:Audio_Inst1"
Warning (10230): Verilog HDL assignment warning at audio.v(26): truncated value with size 32 to match size of target (5)
Warning (10034): Output port "aout" at audio.v(7) has no driver
Info (12128): Elaborating entity "new_rms" for hierarchy "logo_key:comb_297|new_rms:rms_ch12"
Warning (10230): Verilog HDL assignment warning at new_rms.v(44): truncated value with size 36 to match size of target (34)
Warning (10230): Verilog HDL assignment warning at new_rms.v(76): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at new_rms.v(94): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "peak_detect" for hierarchy "logo_key:comb_297|peak_detect:peak_detect_inst"
Warning (10230): Verilog HDL assignment warning at peak_detect.v(57): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "A_DELAY" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms"
Info (12128): Elaborating entity "scfifo" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "48"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gn21.tdf
    Info (12023): Found entity 1: scfifo_gn21
Info (12128): Elaborating entity "scfifo_gn21" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_nt21.tdf
    Info (12023): Found entity 1: a_dpfifo_nt21
Info (12128): Elaborating entity "a_dpfifo_nt21" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf
    Info (12023): Found entity 1: a_fefifo_3bf
Info (12128): Elaborating entity "a_fefifo_3bf" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_io7.tdf
    Info (12023): Found entity 1: cntr_io7
Info (12128): Elaborating entity "cntr_io7" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|a_fefifo_3bf:fifo_state|cntr_io7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_i711.tdf
    Info (12023): Found entity 1: dpram_i711
Info (12128): Elaborating entity "dpram_i711" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r5k1.tdf
    Info (12023): Found entity 1: altsyncram_r5k1
Info (12128): Elaborating entity "altsyncram_r5k1" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|dpram_i711:FIFOram|altsyncram_r5k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ob.tdf
    Info (12023): Found entity 1: cntr_6ob
Info (12128): Elaborating entity "cntr_6ob" for hierarchy "logo_key:comb_297|A_DELAY:delay_100ms|scfifo:scfifo_component|scfifo_gn21:auto_generated|a_dpfifo_nt21:dpfifo|cntr_6ob:rd_ptr_count"
Info (12128): Elaborating entity "gain" for hierarchy "logo_key:comb_297|gain:gain_inst4"
Warning (10230): Verilog HDL assignment warning at gain.v(24): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at gain.v(31): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at gain.v(82): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at gain.v(101): truncated value with size 32 to match size of target (25)
Warning (12125): Using design file audio_mixer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Mixer
Info (12128): Elaborating entity "Audio_Mixer" for hierarchy "logo_key:comb_297|Audio_Mixer:Audio_Mixer_Inst"
Warning (10230): Verilog HDL assignment warning at audio_mixer.v(21): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at audio_mixer.v(27): truncated value with size 32 to match size of target (23)
Warning (12125): Using design file audio_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Out
Info (12128): Elaborating entity "Audio_Out" for hierarchy "logo_key:comb_297|Audio_Out:Audio_Out_Inst"
Warning (10230): Verilog HDL assignment warning at audio_out.v(24): truncated value with size 32 to match size of target (5)
Warning (12125): Using design file anpha.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: anpha
Warning (12300): Found the following files while searching for definition of entity "anpha", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: anpha.bdf
Info (12128): Elaborating entity "anpha" for hierarchy "logo_key:comb_297|anpha:anpha_ins1"
Info (12128): Elaborating entity "lpm_mult0" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3vq.tdf
    Info (12023): Found entity 1: mult_3vq
Info (12128): Elaborating entity "mult_3vq" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_mult0:b2v_inst|lpm_mult:lpm_mult_component|mult_3vq:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ph.tdf
    Info (12023): Found entity 1: add_sub_4ph
Info (12128): Elaborating entity "add_sub_4ph" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub0:b2v_inst1|lpm_add_sub:lpm_add_sub_component|add_sub_4ph:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub1" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ash.tdf
    Info (12023): Found entity 1: add_sub_ash
Info (12128): Elaborating entity "add_sub_ash" for hierarchy "logo_key:comb_297|anpha:anpha_ins1|lpm_add_sub1:b2v_inst2|lpm_add_sub:lpm_add_sub_component|add_sub_ash:auto_generated"
Warning (12125): Using design file mux_96x24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX_96X24
Info (12128): Elaborating entity "MUX_96X24" for hierarchy "logo_key:comb_297|MUX_96X24:MUX96X24_inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component"
Info (12130): Elaborated megafunction instantiation "logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component"
Info (12133): Instantiated megafunction "logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "96"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widths" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mtc.tdf
    Info (12023): Found entity 1: mux_mtc
Info (12128): Elaborating entity "mux_mtc" for hierarchy "logo_key:comb_297|MUX_96X24:MUX96X24_inst|lpm_mux:lpm_mux_component|mux_mtc:auto_generated"
Info (12206): 0 design partitions require synthesis
Info (12208): 4 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "DDR2_IF:DDR2_IF_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "logo_key:comb_297" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): ""DDR2 High Performance Controller" (6AF7_00BF)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature DDR2 High Performance Controller
        Warning (265074): DDR2 High Performance Controller MegaCore will be disabled after the time-out is reached
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition pzdyqx:nabboc
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 120 logic cells
Info (144001): Generated suppressed messages file E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/hdlogo_v1_0_0.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 613 megabytes
    Info: Processing ended: Mon Jan 26 16:03:36 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PROJECT/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/hdlogo_v1_0_0.map.smsg.


