# fir_fpga
FIR_filter_system_verilog
A very rudamentary noise reduction filter implemented in an fpga using 5 stage pipelining
