{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1395843790294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Navigation 5M1270ZT144A5 " "Selected device 5M1270ZT144A5 for design \"Navigation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1395843790300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1395843790475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1395843790499 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144A5 " "Device 5M240ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395843790628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144A5 " "Device 5M570ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395843790628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1395843790628 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 12 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { RST } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 13 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_L " "Pin CH1_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH1_L } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 14 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH1_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH2_L " "Pin CH2_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH2_L } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH2_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH3_L " "Pin CH3_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH3_L } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH3_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH4_L " "Pin CH4_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH4_L } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH4_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_R " "Pin CH1_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH1_R } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 18 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH1_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH2_R " "Pin CH2_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH2_R } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 19 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH2_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH3_R " "Pin CH3_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH3_R } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 20 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH3_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH4_R " "Pin CH4_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CH4_R } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 21 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CH4_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[0\] " "Pin ADC_L1\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[0] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[1\] " "Pin ADC_L1\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[1] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[2\] " "Pin ADC_L1\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[2] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[3\] " "Pin ADC_L1\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[3] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[4\] " "Pin ADC_L1\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[4] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[5\] " "Pin ADC_L1\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[5] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[6\] " "Pin ADC_L1\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[6] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L1\[7\] " "Pin ADC_L1\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L1[7] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[0\] " "Pin ADC_L2\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[0] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[1\] " "Pin ADC_L2\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[1] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[2\] " "Pin ADC_L2\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[2] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[3\] " "Pin ADC_L2\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[3] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[4\] " "Pin ADC_L2\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[4] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[5\] " "Pin ADC_L2\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[5] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[6\] " "Pin ADC_L2\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[6] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L2\[7\] " "Pin ADC_L2\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L2[7] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[0\] " "Pin ADC_R1\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[0] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[1\] " "Pin ADC_R1\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[1] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[2\] " "Pin ADC_R1\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[2] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[3\] " "Pin ADC_R1\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[3] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[4\] " "Pin ADC_R1\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[4] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[5\] " "Pin ADC_R1\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[5] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[6\] " "Pin ADC_R1\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[6] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R1\[7\] " "Pin ADC_R1\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R1[7] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[0\] " "Pin ADC_R2\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[0] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[1\] " "Pin ADC_R2\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[1] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[2\] " "Pin ADC_R2\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[2] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[3\] " "Pin ADC_R2\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[3] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[4\] " "Pin ADC_R2\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[4] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[5\] " "Pin ADC_R2\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[5] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[6\] " "Pin ADC_R2\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[6] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R2\[7\] " "Pin ADC_R2\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R2[7] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[0\] " "Pin TSOP\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[0] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[1\] " "Pin TSOP\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[1] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[2\] " "Pin TSOP\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[2] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[3\] " "Pin TSOP\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[3] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[4\] " "Pin TSOP\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[4] } } } { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395843790655 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1395843790655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Navigation.sdc " "Synopsys Design Constraints File file not found: 'Navigation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1395843790797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1395843790798 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1395843790800 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1395843790801 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1395843790803 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1395843790803 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1395843790803 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1395843790803 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395843790807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395843790808 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1395843790824 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1395843790826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1395843790831 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1395843790845 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1395843790854 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1395843790854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1395843790855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1395843790855 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 39 8 0 " "Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 39 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1395843790857 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1395843790857 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1395843790857 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395843790859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395843790859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395843790859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395843790859 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1395843790859 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1395843790859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395843790886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1395843791068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395843791102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1395843791117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1395843791322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395843791322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1395843791353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1395843791445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1395843791445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395843791481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1395843791481 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1395843791481 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1395843791481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1395843791495 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395843791505 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1395843791529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/output_files/Navigation.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/Navigation/output_files/Navigation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1395843791614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395843791638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 19:53:11 2014 " "Processing ended: Wed Mar 26 19:53:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395843791638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395843791638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395843791638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1395843791638 ""}
