INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/partialsumsTop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partialsumsTop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_blk_mem_gen_0_1/sim/bnnTop_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_0_0/sim/bnnTop_axi_crossbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_axi_crossbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_1_0/sim/bnnTop_axi_crossbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_axi_crossbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_xlconcat_0_0/sim/bnnTop_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_systolic_array_wrapp_0_0/sim/bnnTop_systolic_array_wrapp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_systolic_array_wrapp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_activationsTop_wrapp_0_0/sim/bnnTop_activationsTop_wrapp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_activationsTop_wrapp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_2_0/sim/bnnTop_axi_crossbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_axi_crossbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_partialsumsTop_wrapp_0_0/sim/bnnTop_partialsumsTop_wrapp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_partialsumsTop_wrapp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_registers_0_1/sim/bnnTop_registers_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_registers_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_min
INFO: [VRFC 10-2458] undeclared symbol S_AXI_LITE_wstr, assumed default net type wire [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/hdl/bnnTop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sim_1/imports/new/bnnTop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnnTop_tb
