INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 Homework 3/CECS 361 Homework 3.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 Homework 3/CECS 361 Homework 3.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 Homework 3/CECS 361 Homework 3.srcs/sim_1/new/testbench_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 Homework 3/CECS 361 Homework 3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
