// Seed: 1036684529
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input wand id_13,
    input uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17
);
endmodule
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply0 module_1,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    input supply1 id_14
    , id_21,
    output supply1 id_15,
    input wor id_16,
    output wor id_17,
    input supply0 id_18,
    output supply0 id_19
);
  logic id_22;
  initial id_22 <= 1'b0;
  module_0 modCall_1 (
      id_18,
      id_15,
      id_19,
      id_8,
      id_19,
      id_18,
      id_12,
      id_18,
      id_14,
      id_16,
      id_14,
      id_10,
      id_13,
      id_4,
      id_10,
      id_2,
      id_11,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
