Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Mar 27 18:58:09 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toptop_timing_summary_routed.rpt -pb toptop_timing_summary_routed.pb -rpx toptop_timing_summary_routed.rpx -warn_on_violation
| Design       : toptop
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               71          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.421     -173.599                    267                 9116        0.092        0.000                      0                 9116        0.538        0.000                       0                  1014  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.734}        13.468          74.250          
    CLKFBIN             {0.000 6.734}        13.468          74.250          
    PixelClkIO          {0.000 6.734}        13.468          74.250          
    SerialClkIO         {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.421     -173.599                    267                 9074        0.092        0.000                      0                 9074        3.734        0.000                       0                   988  
    CLKFBIN                                                                                                                                                              12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           0.538        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  PixelClkIO                7.787        0.000                      0                   38        0.191        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.821        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              CLKFBIN                                 
(none)              SerialClkIO                             
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0/inst/clk_in1
  To Clock:  clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          267  Failing Endpoints,  Worst Slack       -1.421ns,  Total Violation     -173.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 5.888ns (41.494%)  route 8.302ns (58.506%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.132ns = ( 10.336 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 f  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 f  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 f  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         0.901     7.082    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X55Y130        LUT4 (Prop_lut4_I2_O)        0.124     7.206 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_11__1/O
                         net (fo=3, routed)           1.209     8.415    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r_n_4
    SLICE_X53Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.539 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__6/O
                         net (fo=8, routed)           1.753    10.292    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X78Y170        LUT6 (Prop_lut6_I5_O)        0.124    10.416 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_55_LOPT_REMAP/O
                         net (fo=1, routed)           1.173    11.589    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_28
    RAMB36_X5Y36         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.565    10.336    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y36         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.403    10.739    
                         clock uncertainty           -0.128    10.611    
    RAMB36_X5Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.168    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.363ns  (logic 5.888ns (40.993%)  route 8.475ns (59.007%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 10.518 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         0.744     6.925    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X57Y123        LUT4 (Prop_lut4_I1_O)        0.124     7.049 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_10__1/O
                         net (fo=8, routed)           1.560     8.609    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r_n_3
    SLICE_X61Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.733 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__7/O
                         net (fo=8, routed)           1.344    10.077    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.201 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_219_LOPT_REMAP/O
                         net (fo=1, routed)           1.562    11.763    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_110
    RAMB36_X5Y10         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.747    10.518    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411    10.929    
                         clock uncertainty           -0.128    10.801    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.358    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 5.888ns (40.702%)  route 8.578ns (59.298%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 10.641 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         0.893     7.074    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[15]
    SLICE_X47Y126        LUT4 (Prop_lut4_I3_O)        0.124     7.198 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_10/O
                         net (fo=7, routed)           1.182     8.380    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r_n_6
    SLICE_X45Y140        LUT5 (Prop_lut5_I1_O)        0.124     8.504 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__5/O
                         net (fo=8, routed)           0.679     9.183    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I2_O)        0.124     9.307 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_419_LOPT_REMAP_comp/O
                         net (fo=1, routed)           2.559    11.866    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_210
    RAMB36_X0Y40         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.871    10.641    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y40         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    11.044    
                         clock uncertainty           -0.128    10.917    
    RAMB36_X0Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.474    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.355ns  (logic 6.123ns (42.654%)  route 8.232ns (57.346%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 10.529 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.663 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/CO[3]
                         net (fo=1, routed)           0.000     1.663    display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.997 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry__0/O[1]
                         net (fo=5, routed)           0.600     2.597    display_top/mem_int/func_int/mem_f/shp_eng/A[5]
    SLICE_X52Y129        LUT2 (Prop_lut2_I0_O)        0.303     2.900 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_82/O
                         net (fo=1, routed)           0.000     2.900    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_82_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.508 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_73/O[3]
                         net (fo=1, routed)           0.462     3.970    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[8]
    SLICE_X53Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857     4.827 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.827    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.049 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_57/O[0]
                         net (fo=1, routed)           0.307     5.356    display_top/mem_int/func_int/mem_f/gr_t/data3[12]
    SLICE_X52Y132        LUT6 (Prop_lut6_I1_O)        0.299     5.655 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_30/O
                         net (fo=1, routed)           0.161     5.816    display_top/mem_int/func_int/mem_f/pr_c/ping_18
    SLICE_X52Y132        LUT6 (Prop_lut6_I5_O)        0.124     5.940 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_2/O
                         net (fo=310, routed)         2.817     8.757    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[19]
    SLICE_X80Y102        LUT5 (Prop_lut5_I3_O)        0.124     8.881 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__7/O
                         net (fo=8, routed)           1.411    10.292    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0
    SLICE_X89Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_199_LOPT_REMAP/O
                         net (fo=1, routed)           1.338    11.755    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_100
    RAMB36_X6Y12         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.758    10.529    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y12         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411    10.940    
                         clock uncertainty           -0.128    10.812    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.369    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.369    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.144ns  (logic 5.888ns (41.628%)  route 8.256ns (58.372%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.119ns = ( 10.349 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         1.004     7.185    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X59Y133        LUT4 (Prop_lut4_I1_O)        0.124     7.309 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_9__1/O
                         net (fo=5, routed)           0.853     8.162    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r_n_4
    SLICE_X58Y134        LUT5 (Prop_lut5_I0_O)        0.124     8.286 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__3__0/O
                         net (fo=8, routed)           1.583     9.869    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1
    SLICE_X79Y148        LUT6 (Prop_lut6_I2_O)        0.124     9.993 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_411_LOPT_REMAP_comp/O
                         net (fo=1, routed)           1.551    11.544    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_206
    RAMB36_X6Y33         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.578    10.349    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y33         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    10.752    
                         clock uncertainty           -0.128    10.624    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.181    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.128ns  (logic 5.888ns (41.676%)  route 8.240ns (58.324%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.128ns = ( 10.340 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 f  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 f  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 f  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         0.901     7.082    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X55Y130        LUT4 (Prop_lut4_I2_O)        0.124     7.206 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_11__1/O
                         net (fo=3, routed)           1.209     8.415    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r_n_4
    SLICE_X53Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.539 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__6/O
                         net (fo=8, routed)           1.418     9.957    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X76Y168        LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_57_LOPT_REMAP_comp/O
                         net (fo=1, routed)           1.447    11.528    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_29
    RAMB36_X5Y37         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.569    10.340    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y37         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    10.743    
                         clock uncertainty           -0.128    10.615    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.172    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.355ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.498ns  (logic 5.888ns (40.612%)  route 8.610ns (59.388%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 10.703 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         1.509     7.690    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addra[15]
    SLICE_X57Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_10__2/O
                         net (fo=13, routed)          0.701     8.516    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r_n_2
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__0__0_comp/O
                         net (fo=8, routed)           2.792    11.432    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.556 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_275_LOPT_REMAP_comp/O
                         net (fo=1, routed)           0.341    11.898    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_138
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.932    10.703    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411    11.114    
                         clock uncertainty           -0.128    10.986    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.543    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                 -1.355    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.497ns  (logic 5.888ns (40.615%)  route 8.609ns (59.385%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.704 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         1.509     7.690    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addra[15]
    SLICE_X57Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_10__2/O
                         net (fo=13, routed)          0.701     8.516    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r_n_2
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__0__0_comp/O
                         net (fo=8, routed)           2.792    11.432    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    11.556 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_273_LOPT_REMAP_comp/O
                         net (fo=1, routed)           0.341    11.897    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.933    10.704    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411    11.115    
                         clock uncertainty           -0.128    10.987    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.544    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.112ns  (logic 5.888ns (41.722%)  route 8.224ns (58.278%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.132ns = ( 10.336 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         1.004     7.185    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X59Y133        LUT4 (Prop_lut4_I1_O)        0.124     7.309 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_9__1/O
                         net (fo=5, routed)           1.493     8.801    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r_n_4
    SLICE_X61Y154        LUT5 (Prop_lut5_I0_O)        0.124     8.925 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__3/O
                         net (fo=8, routed)           1.243    10.168    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X68Y173        LUT6 (Prop_lut6_I3_O)        0.124    10.292 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_267_LOPT_REMAP/O
                         net (fo=1, routed)           1.220    11.512    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_134
    RAMB36_X4Y39         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.565    10.336    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y39         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    10.739    
                         clock uncertainty           -0.128    10.611    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.168    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.291ns  (logic 5.888ns (41.200%)  route 8.403ns (58.800%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.519 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.600ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.694    -2.600    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    -0.146 r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=2, routed)           1.135     0.989    pram/ping_out[12]
    SLICE_X50Y126        LUT4 (Prop_lut4_I2_O)        0.124     1.113 r  pram/y_pixel_carry_i_3/O
                         net (fo=1, routed)           0.000     1.113    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_0[1]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.693 r  display_top/mem_int/func_int/mem_f/shp_eng/y_pixel_carry/O[2]
                         net (fo=5, routed)           0.601     2.294    display_top/mem_int/func_int/mem_f/shp_eng/A[2]
    SLICE_X52Y128        LUT2 (Prop_lut2_I0_O)        0.302     2.596 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85/O
                         net (fo=1, routed)           0.000     2.596    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_85_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.174 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_74/O[2]
                         net (fo=1, routed)           0.579     3.753    display_top/mem_int/func_int/mem_f/shp_eng/adr_write1[3]
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     4.586 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.586    display_top/mem_int/func_int/mem_f/shp_eng/ping_i_61_n_0
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.808 r  display_top/mem_int/func_int/mem_f/shp_eng/ping_i_60/O[0]
                         net (fo=1, routed)           0.663     5.471    display_top/mem_int/func_int/mem_f/gr_t/data3[8]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.299     5.770 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_34/O
                         net (fo=1, routed)           0.287     6.057    display_top/mem_int/func_int/mem_f/pr_c/ping_14
    SLICE_X55Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_6/O
                         net (fo=260, routed)         1.034     7.215    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addra[15]
    SLICE_X60Y120        LUT4 (Prop_lut4_I1_O)        0.124     7.339 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_10__2/O
                         net (fo=9, routed)           0.710     8.049    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r_n_2
    SLICE_X61Y120        LUT5 (Prop_lut5_I0_O)        0.124     8.173 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__4/O
                         net (fo=8, routed)           1.428     9.601    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X72Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.725 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP_comp/O
                         net (fo=1, routed)           1.966    11.691    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X6Y14         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.748    10.519    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y14         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411    10.930    
                         clock uncertainty           -0.128    10.802    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.359    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 -1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.115%)  route 0.170ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.569    -0.974    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y123        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.810 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[2]/Q
                         net (fo=3, routed)           0.170    -0.640    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.732    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.358%)  route 0.168ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.808 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.640    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.732    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.645    -0.898    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.141    -0.757 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.701    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.917    -1.328    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X163Y137       FDPE (Hold_fdpe_C_D)         0.075    -0.823    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.648    -0.895    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.754 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.698    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X163Y104       FDRE (Hold_fdre_C_D)         0.075    -0.820    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/fm_t/curr_mem_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/mem_f/fm_t/adr_write_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.292%)  route 0.078ns (35.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.409ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.568    -0.975    display_top/mem_int/func_int/mem_f/fm_t/clk_out1
    SLICE_X67Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/fm_t/curr_mem_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.834 r  display_top/mem_int/func_int/mem_f/fm_t/curr_mem_reg[10]/Q
                         net (fo=3, routed)           0.078    -0.755    display_top/mem_int/func_int/mem_f/fm_t/curr_mem_reg[10]
    SLICE_X66Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/fm_t/adr_write_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.836    -1.409    display_top/mem_int/func_int/mem_f/fm_t/clk_out1
    SLICE_X66Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/fm_t/adr_write_reg[10]/C
                         clock pessimism              0.447    -0.962    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.075    -0.887    display_top/mem_int/func_int/mem_f/fm_t/adr_write_reg[10]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.447%)  route 0.171ns (53.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.824 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[5]/Q
                         net (fo=3, routed)           0.171    -0.653    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129    -0.786    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.393%)  route 0.178ns (54.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.824 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[3]/Q
                         net (fo=3, routed)           0.178    -0.646    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.785    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.967%)  route 0.227ns (58.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.808 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.581    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.732    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.930%)  route 0.227ns (58.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.808 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[4]/Q
                         net (fo=3, routed)           0.227    -0.581    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.732    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.205%)  route 0.234ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.571    -0.972    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X62Y122        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.808 r  display_top/mem_int/func_int/mem_f/shp_eng/pram_adr_read_reg[0]/Q
                         net (fo=3, routed)           0.234    -0.574    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.882    -1.362    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.447    -0.915    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.732    pram/pping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X4Y56      display_top/mem_int/func_int/mem_f/pr_c/adr_write_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X0Y19     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X0Y20     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X1Y42     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X1Y43     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X1Y20     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X1Y21     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X5Y14     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X5Y15     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         13.468      10.105     RAMB36_X2Y21     display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X66Y131    display_top/mem_int/func_int/dsp_gen/decode_me_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y148   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y147   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y140   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y139   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y136   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y135   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y134   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y133   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y148   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y147   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y140   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y139   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y136   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y135   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y134   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y133   display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 0.419ns (4.697%)  route 8.502ns (95.303%))
  Logic Levels:           0  
  Clock Path Skew:        4.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 15.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.502     6.455    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    15.200    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.403    15.603    
                         clock uncertainty           -0.336    15.267    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.243    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.419ns (4.716%)  route 8.465ns (95.284%))
  Logic Levels:           0  
  Clock Path Skew:        4.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 15.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.465     6.418    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    15.200    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.403    15.603    
                         clock uncertainty           -0.336    15.267    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.243    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 0.419ns (4.820%)  route 8.273ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 15.198 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.273     6.226    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    15.198    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.403    15.601    
                         clock uncertainty           -0.336    15.265    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.241    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 0.419ns (4.827%)  route 8.261ns (95.173%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 15.198 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.261     6.214    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    15.198    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.403    15.601    
                         clock uncertainty           -0.336    15.265    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.241    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 15.194 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.057     6.010    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    15.194    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.403    15.597    
                         clock uncertainty           -0.336    15.261    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.237    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.419ns (4.951%)  route 8.044ns (95.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 15.194 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.044     5.997    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    15.194    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.403    15.597    
                         clock uncertainty           -0.336    15.261    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.237    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.419ns (5.031%)  route 7.910ns (94.969%))
  Logic Levels:           0  
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 15.195 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.910     5.863    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    15.195    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.403    15.598    
                         clock uncertainty           -0.336    15.262    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.238    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 0.419ns (5.146%)  route 7.724ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 15.195 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.828    -2.466    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.419    -2.047 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.724     5.677    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    15.195    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.403    15.598    
                         clock uncertainty           -0.336    15.262    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.238    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             9.148ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.518ns (6.511%)  route 7.438ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 15.198 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.830    -2.464    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.438     5.492    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    15.198    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.403    15.601    
                         clock uncertainty           -0.336    15.265    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.640    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                  9.148    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 0.456ns (5.767%)  route 7.452ns (94.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 15.194 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.824    -2.470    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           7.452     5.438    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    10.764    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.847 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    13.416    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.507 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    15.194    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.403    15.597    
                         clock uncertainty           -0.336    15.261    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.636    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  9.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.418ns (7.474%)  route 5.175ns (92.526%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    -2.986ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.711    -2.986    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.418    -2.568 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.175     2.606    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     2.545    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.403     2.142    
                         clock uncertainty            0.336     2.478    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.415    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.337ns (6.136%)  route 5.155ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    -2.990ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.707    -2.990    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDSE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.337    -2.653 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.155     2.502    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.541    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.403     2.138    
                         clock uncertainty            0.336     2.474    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.202     2.272    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.128ns (3.697%)  route 3.334ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.645    -0.898    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.128    -0.770 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.334     2.564    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     0.781    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.483    
                         clock uncertainty            0.336     1.819    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.141ns (4.624%)  route 2.909ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.644    -0.899    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.909     2.151    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     0.781    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.483    
                         clock uncertainty            0.336     1.819    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.838    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.128ns (3.613%)  route 3.415ns (96.387%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.645    -0.898    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDPE (Prop_fdpe_C_Q)         0.128    -0.770 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.415     2.645    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     0.781    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.702     1.483    
                         clock uncertainty            0.336     1.819    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.337ns (6.028%)  route 5.254ns (93.972%))
  Logic Levels:           0  
  Clock Path Skew:        5.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    -2.991ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.706    -2.991    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.337    -2.654 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.254     2.599    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.541    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.403     2.138    
                         clock uncertainty            0.336     2.474    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     2.270    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.141ns (4.584%)  route 2.935ns (95.416%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.647    -0.896    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.935     2.180    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     0.783    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.485    
                         clock uncertainty            0.336     1.821    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.840    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.148ns (4.891%)  route 2.878ns (95.109%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.644    -0.899    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.148    -0.751 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.878     2.127    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     0.781    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.483    
                         clock uncertainty            0.336     1.819    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.785    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.141ns (4.575%)  route 2.941ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.647    -0.896    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.941     2.186    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     0.783    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.485    
                         clock uncertainty            0.336     1.821    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.840    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.128ns (4.222%)  route 2.904ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.644    -0.899    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X161Y135       FDSE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDSE (Prop_fdse_C_Q)         0.128    -0.771 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.904     2.133    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027    -1.218    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.165 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005    -0.160    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.131 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     0.781    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.702     1.483    
                         clock uncertainty            0.336     1.819    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     1.785    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 10.484 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.832    -2.462    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.478    -1.984 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.500    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    10.484    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.497    10.981    
                         clock uncertainty           -0.128    10.853    
    SLICE_X162Y104       FDPE (Recov_fdpe_C_PRE)     -0.532    10.321    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 10.484 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.832    -2.462    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.478    -1.984 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.500    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    10.484    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.497    10.981    
                         clock uncertainty           -0.128    10.853    
    SLICE_X162Y104       FDCE (Recov_fdce_C_CLR)     -0.532    10.321    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 10.484 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.832    -2.462    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.478    -1.984 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.500    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    10.484    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.497    10.981    
                         clock uncertainty           -0.128    10.853    
    SLICE_X162Y104       FDCE (Recov_fdce_C_CLR)     -0.490    10.363    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 11.863    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns = ( 10.484 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.832    -2.462    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.478    -1.984 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.500    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                   IBUF                         0.000    13.468 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    14.630    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     6.956 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     8.680    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.771 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    10.484    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.497    10.981    
                         clock uncertainty           -0.128    10.853    
    SLICE_X162Y104       FDCE (Recov_fdce_C_CLR)     -0.490    10.363    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 11.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.648    -0.895    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.148    -0.747 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.569    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.445    -0.879    
    SLICE_X162Y104       FDCE (Remov_fdce_C_CLR)     -0.120    -0.999    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.648    -0.895    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.148    -0.747 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.569    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.445    -0.879    
    SLICE_X162Y104       FDCE (Remov_fdce_C_CLR)     -0.120    -0.999    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.648    -0.895    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.148    -0.747 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.569    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDCE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDCE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.445    -0.879    
    SLICE_X162Y104       FDCE (Remov_fdce_C_CLR)     -0.120    -0.999    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.648    -0.895    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y105       FDPE (Prop_fdpe_C_Q)         0.148    -0.747 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.569    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y104       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X162Y104       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.445    -0.879    
    SLICE_X162Y104       FDPE (Remov_fdpe_C_PRE)     -0.124    -1.003    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          1.003    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.650ns  (logic 1.091ns (9.368%)  route 10.559ns (90.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 f  reset_IBUF_inst/O
                         net (fo=227, routed)        10.559    11.650    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y105       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    -2.984    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.650ns  (logic 1.091ns (9.368%)  route 10.559ns (90.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 f  reset_IBUF_inst/O
                         net (fo=227, routed)        10.559    11.650    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y105       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    -2.984    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 0.124ns (2.664%)  route 4.531ns (97.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.004     4.004    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y137       LUT1 (Prop_lut1_I0_O)        0.124     4.128 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.655    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y137       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.709    -2.988    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 0.124ns (2.664%)  route 4.531ns (97.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.004     4.004    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y137       LUT1 (Prop_lut1_I0_O)        0.124     4.128 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.655    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y137       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.709    -2.988    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.459ns  (logic 0.000ns (0.000%)  route 2.459ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.459     2.459    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.713    -2.984    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.000ns (0.000%)  route 1.006ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.006     1.006    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X163Y104       FDRE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.045ns (2.401%)  route 1.829ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.657     1.657    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y137       LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.874    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y137       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.917    -1.328    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.045ns (2.401%)  route 1.829ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.657     1.657    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y137       LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.874    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y137       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.917    -1.328    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y137       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.206ns  (logic 0.215ns (4.134%)  route 4.991ns (95.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=227, routed)         4.991     5.206    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y105       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.206ns  (logic 0.215ns (4.134%)  route 4.991ns (95.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=227, routed)         4.991     5.206    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y105       FDPE                                         f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.921    -1.324    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X162Y105       FDPE                                         r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 4.009ns (30.566%)  route 9.106ns (69.434%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  reset_IBUF_inst/O
                         net (fo=227, routed)         9.106    10.197    reset_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.917    13.114 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.114    reset_out
    U16                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.362ns  (logic 1.396ns (26.041%)  route 3.966ns (73.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         3.966     4.181    reset_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.362 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.362    reset_out
    U16                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    6.734     6.734 f  
    R4                   IBUF                         0.000     6.734 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     7.214    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332     3.882 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     4.461    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.490 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.027     5.516    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.053     5.569 f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     5.574    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.994    -2.704    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.083    -2.621 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.013    -2.608    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.541    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.013 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.014    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     4.912 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     4.912    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     2.542    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.014 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.015    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     4.911 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     4.911    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.541    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.013 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.014    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     4.911 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     4.911    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     2.542    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.014 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.015    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     4.910 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     4.910    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     2.545    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.017 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.018    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     4.903 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     4.903    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     2.545    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.017 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.018    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     4.902 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     4.902    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     2.548    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.020 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.021    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     4.889 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     4.889    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.129    -2.165    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.077 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     0.615    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.711 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     2.548    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.020 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.021    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     4.888 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     4.888    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     0.850    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.027 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.028    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.844 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.844    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     0.850    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.027 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.028    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.845 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.845    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     0.848    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.025 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.026    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.858 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.858    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     0.848    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.025 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.026    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.859 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.859    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     0.846    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.023 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.024    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.867 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.867    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     0.846    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.023 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.024    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.868 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.868    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     0.846    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.023 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.024    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.869 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.869    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.750    -0.793    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.743 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.184    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.210 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     0.846    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.023 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.024    display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.870 r  display_top/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.870    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            clk_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 3.045ns (37.273%)  route 5.125ns (62.727%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      6.734     6.734 f  
    R4                   IBUF                         0.000     6.734 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.233     7.967    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432     0.535 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     2.344    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.440 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         3.316     5.756    clk_out1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.949     8.705 f  clk_out1_OBUF_inst/O
                         net (fo=0)                   0.000     8.705    clk_out1
    T15                                                               f  clk_out1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            clk_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.239ns (46.944%)  route 1.400ns (53.056%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.869    -0.673    clk_out1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.213     0.539 r  clk_out1_OBUF_inst/O
                         net (fo=0)                   0.000     0.539    clk_out1
    T15                                                               r  clk_out1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480    20.480    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332    17.148 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579    17.726    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.755 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.872    18.627    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_100
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 4.429ns (38.776%)  route 6.993ns (61.224%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           6.993    13.468    clk_100_IBUF
    T14                  OBUF (Prop_obuf_I_O)         2.954    16.422 f  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    16.422    clk_out
    T14                                                               f  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_100
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.260ns  (logic 1.460ns (34.278%)  route 2.800ns (65.722%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.800     3.043    clk_100_IBUF
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.260 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.260    clk_out
    T14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          4647 Endpoints
Min Delay          4647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.990ns  (logic 1.550ns (9.122%)  route 15.440ns (90.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G21                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          6.657     7.725    display_top/mem_int/func_int/mem_f/pr_c/sw_IBUF[2]
    SLICE_X69Y142        LUT4 (Prop_lut4_I2_O)        0.154     7.879 r  display_top/mem_int/func_int/mem_f/pr_c/curr_x[10]_i_3__0/O
                         net (fo=6, routed)           1.420     9.299    display_top/mem_int/func_int/mem_f/pxl_w/pong
    SLICE_X71Y127        LUT5 (Prop_lut5_I2_O)        0.327     9.626 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_24/O
                         net (fo=58, routed)          7.364    16.990    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.933    -2.764    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.978ns  (logic 1.550ns (9.129%)  route 15.428ns (90.871%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G21                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          6.657     7.725    display_top/mem_int/func_int/mem_f/pr_c/sw_IBUF[2]
    SLICE_X69Y142        LUT4 (Prop_lut4_I2_O)        0.154     7.879 r  display_top/mem_int/func_int/mem_f/pr_c/curr_x[10]_i_3__0/O
                         net (fo=6, routed)           1.425     9.304    display_top/mem_int/func_int/mem_f/pxl_w/pong
    SLICE_X71Y127        LUT5 (Prop_lut5_I2_O)        0.327     9.631 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_25/O
                         net (fo=58, routed)          7.347    16.978    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.031    -2.666    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.805ns  (logic 1.328ns (7.902%)  route 15.477ns (92.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          7.489     8.569    display_top/mem_int/func_int/mem_f/pxl_w/sw_IBUF[0]
    SLICE_X70Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.693 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_50/O
                         net (fo=3, routed)           0.861     9.553    display_top/mem_int/func_int/mem_f/pxl_w/ping_i_50_n_0
    SLICE_X70Y127        LUT5 (Prop_lut5_I0_O)        0.124     9.677 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_23/O
                         net (fo=58, routed)          7.128    16.805    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.857    -2.840    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.797ns  (logic 1.550ns (9.227%)  route 15.247ns (90.773%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G21                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          6.657     7.725    display_top/mem_int/func_int/mem_f/pr_c/sw_IBUF[2]
    SLICE_X69Y142        LUT4 (Prop_lut4_I2_O)        0.154     7.879 r  display_top/mem_int/func_int/mem_f/pr_c/curr_x[10]_i_3__0/O
                         net (fo=6, routed)           1.425     9.304    display_top/mem_int/func_int/mem_f/pxl_w/pong
    SLICE_X71Y127        LUT5 (Prop_lut5_I2_O)        0.327     9.631 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_25/O
                         net (fo=58, routed)          7.166    16.797    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         2.027    -2.670    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.638ns  (logic 1.550ns (9.316%)  route 15.088ns (90.684%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G21                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          6.657     7.725    display_top/mem_int/func_int/mem_f/pr_c/sw_IBUF[2]
    SLICE_X69Y142        LUT4 (Prop_lut4_I2_O)        0.154     7.879 r  display_top/mem_int/func_int/mem_f/pr_c/curr_x[10]_i_3__0/O
                         net (fo=6, routed)           1.420     9.299    display_top/mem_int/func_int/mem_f/pxl_w/pong
    SLICE_X71Y127        LUT5 (Prop_lut5_I2_O)        0.327     9.626 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_24/O
                         net (fo=58, routed)          7.011    16.638    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.932    -2.765    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.579ns  (logic 1.930ns (11.641%)  route 14.649ns (88.359%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          6.389     7.469    display_top/ping_pong_switch/sw_IBUF[0]
    SLICE_X66Y125        LUT4 (Prop_lut4_I3_O)        0.150     7.619 r  display_top/ping_pong_switch/ping_i_59/O
                         net (fo=20, routed)          2.445    10.064    display_top/mem_int/func_int/mem_f/gr_t/ping_i_21_0
    SLICE_X52Y132        LUT6 (Prop_lut6_I3_O)        0.328    10.392 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_30/O
                         net (fo=1, routed)           0.161    10.553    display_top/mem_int/func_int/mem_f/pr_c/ping_18
    SLICE_X52Y132        LUT6 (Prop_lut6_I5_O)        0.124    10.677 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_2/O
                         net (fo=310, routed)         4.185    14.861    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[19]
    SLICE_X45Y13         LUT4 (Prop_lut4_I3_O)        0.124    14.985 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__4_comp_3/O
                         net (fo=1, routed)           1.128    16.114    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__4_n_0_repN_3_alias
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    16.238 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_275_LOPT_REMAP_comp/O
                         net (fo=1, routed)           0.341    16.579    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_138
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.932    -2.765    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.491ns  (logic 1.930ns (11.703%)  route 14.561ns (88.297%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          6.389     7.469    display_top/ping_pong_switch/sw_IBUF[0]
    SLICE_X66Y125        LUT4 (Prop_lut4_I3_O)        0.150     7.619 r  display_top/ping_pong_switch/ping_i_59/O
                         net (fo=20, routed)          2.445    10.064    display_top/mem_int/func_int/mem_f/gr_t/ping_i_21_0
    SLICE_X52Y132        LUT6 (Prop_lut6_I3_O)        0.328    10.392 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_30/O
                         net (fo=1, routed)           0.161    10.553    display_top/mem_int/func_int/mem_f/pr_c/ping_18
    SLICE_X52Y132        LUT6 (Prop_lut6_I5_O)        0.124    10.677 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_2/O
                         net (fo=310, routed)         2.817    13.494    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[19]
    SLICE_X80Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.618 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__7/O
                         net (fo=8, routed)           1.411    15.029    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0
    SLICE_X89Y80         LUT6 (Prop_lut6_I4_O)        0.124    15.153 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_199_LOPT_REMAP/O
                         net (fo=1, routed)           1.338    16.491    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_100
    RAMB36_X6Y12         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.758    -2.939    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y12         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.486ns  (logic 1.930ns (11.706%)  route 14.556ns (88.294%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          6.389     7.469    display_top/ping_pong_switch/sw_IBUF[0]
    SLICE_X66Y125        LUT4 (Prop_lut4_I3_O)        0.150     7.619 r  display_top/ping_pong_switch/ping_i_59/O
                         net (fo=20, routed)          2.445    10.064    display_top/mem_int/func_int/mem_f/gr_t/ping_i_21_0
    SLICE_X52Y132        LUT6 (Prop_lut6_I3_O)        0.328    10.392 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_30/O
                         net (fo=1, routed)           0.161    10.553    display_top/mem_int/func_int/mem_f/pr_c/ping_18
    SLICE_X52Y132        LUT6 (Prop_lut6_I5_O)        0.124    10.677 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_2/O
                         net (fo=310, routed)         4.428    15.104    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[19]
    SLICE_X42Y1          LUT4 (Prop_lut4_I2_O)        0.124    15.228 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__4_comp_1/O
                         net (fo=1, routed)           0.793    16.021    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__4_n_0_repN_1_alias
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.145 r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_273_LOPT_REMAP_comp/O
                         net (fo=1, routed)           0.341    16.486    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.933    -2.764    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.440ns  (logic 1.328ns (8.078%)  route 15.112ns (91.922%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          7.489     8.569    display_top/mem_int/func_int/mem_f/pxl_w/sw_IBUF[0]
    SLICE_X70Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.693 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_50/O
                         net (fo=3, routed)           0.861     9.553    display_top/mem_int/func_int/mem_f/pxl_w/ping_i_50_n_0
    SLICE_X70Y127        LUT5 (Prop_lut5_I0_O)        0.124     9.677 r  display_top/mem_int/func_int/mem_f/pxl_w/ping_i_23/O
                         net (fo=58, routed)          6.762    16.440    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.856    -2.841    display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  display_top/ping_pong_switch/pong/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.432ns  (logic 1.930ns (11.745%)  route 14.502ns (88.255%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          6.389     7.469    display_top/ping_pong_switch/sw_IBUF[0]
    SLICE_X66Y125        LUT4 (Prop_lut4_I3_O)        0.150     7.619 r  display_top/ping_pong_switch/ping_i_59/O
                         net (fo=20, routed)          2.445    10.064    display_top/mem_int/func_int/mem_f/gr_t/ping_i_21_0
    SLICE_X52Y132        LUT6 (Prop_lut6_I3_O)        0.328    10.392 r  display_top/mem_int/func_int/mem_f/gr_t/ping_i_30/O
                         net (fo=1, routed)           0.161    10.553    display_top/mem_int/func_int/mem_f/pr_c/ping_18
    SLICE_X52Y132        LUT6 (Prop_lut6_I5_O)        0.124    10.677 r  display_top/mem_int/func_int/mem_f/pr_c/ping_i_2/O
                         net (fo=310, routed)         2.817    13.494    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[19]
    SLICE_X80Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.618 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__7/O
                         net (fo=8, routed)           1.233    14.852    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0
    SLICE_X85Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.976 r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_201_LOPT_REMAP/O
                         net (fo=1, routed)           1.456    16.432    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_101
    RAMB36_X6Y13         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         1.753    -2.944    display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y13         RAMB36E1                                     r  display_top/ping_pong_switch/ping/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.522ns  (logic 0.215ns (8.533%)  route 2.307ns (91.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.307     2.522    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.841    -1.404    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.522ns  (logic 0.215ns (8.533%)  route 2.307ns (91.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.307     2.522    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.841    -1.404    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.522ns  (logic 0.215ns (8.533%)  route 2.307ns (91.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.307     2.522    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.841    -1.404    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.522ns  (logic 0.215ns (8.533%)  route 2.307ns (91.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.307     2.522    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.841    -1.404    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y126        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.215ns (8.525%)  route 2.310ns (91.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.310     2.525    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.844    -1.401    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.215ns (8.525%)  route 2.310ns (91.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.310     2.525    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.844    -1.401    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.215ns (8.525%)  route 2.310ns (91.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.310     2.525    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.844    -1.401    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.215ns (8.525%)  route 2.310ns (91.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.310     2.525    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.844    -1.401    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X51Y128        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.576ns  (logic 0.215ns (8.357%)  route 2.361ns (91.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.361     2.576    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y127        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.843    -1.402    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y127        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.576ns  (logic 0.215ns (8.357%)  route 2.361ns (91.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_IBUF_inst/O
                         net (fo=227, routed)         2.361     2.576    display_top/mem_int/func_int/mem_f/shp_eng/reset_out_OBUF
    SLICE_X53Y127        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=987, routed)         0.843    -1.402    display_top/mem_int/func_int/mem_f/shp_eng/clk_out1
    SLICE_X53Y127        FDRE                                         r  display_top/mem_int/func_int/mem_f/shp_eng/y_offset_reg[6]/C





