statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      26.9901
gpu_ipc_2 =     259.1685
gpu_tot_sim_cycle_stream_1 = 116567
gpu_tot_sim_cycle_stream_2 = 116572
gpu_sim_insn_1 = 3146156
gpu_sim_insn_2 = 30211792
gpu_sim_cycle = 116574
gpu_sim_insn = 33357948
gpu_ipc =     286.1526
gpu_tot_sim_cycle = 116574
gpu_tot_sim_insn = 33357948
gpu_tot_ipc =     286.1526
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 485698
gpu_stall_icnt2sh    = 921110
gpu_total_sim_rate=204649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 641792
	L1I_total_cache_misses = 7375
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 5355, Miss = 3402, Miss_rate = 0.635, Pending_hits = 410, Reservation_fails = 55799
	L1D_cache_core[1]: Access = 5127, Miss = 3441, Miss_rate = 0.671, Pending_hits = 367, Reservation_fails = 54767
	L1D_cache_core[2]: Access = 4810, Miss = 3094, Miss_rate = 0.643, Pending_hits = 364, Reservation_fails = 58470
	L1D_cache_core[3]: Access = 4106, Miss = 2880, Miss_rate = 0.701, Pending_hits = 340, Reservation_fails = 50639
	L1D_cache_core[4]: Access = 5829, Miss = 3654, Miss_rate = 0.627, Pending_hits = 446, Reservation_fails = 60381
	L1D_cache_core[5]: Access = 3874, Miss = 2712, Miss_rate = 0.700, Pending_hits = 347, Reservation_fails = 50110
	L1D_cache_core[6]: Access = 5179, Miss = 3294, Miss_rate = 0.636, Pending_hits = 414, Reservation_fails = 62626
	L1D_cache_core[7]: Access = 4585, Miss = 3093, Miss_rate = 0.675, Pending_hits = 364, Reservation_fails = 50825
	L1D_cache_core[8]: Access = 4234, Miss = 2818, Miss_rate = 0.666, Pending_hits = 380, Reservation_fails = 54514
	L1D_cache_core[9]: Access = 3974, Miss = 2814, Miss_rate = 0.708, Pending_hits = 322, Reservation_fails = 52887
	L1D_cache_core[10]: Access = 2184, Miss = 1315, Miss_rate = 0.602, Pending_hits = 174, Reservation_fails = 14327
	L1D_cache_core[11]: Access = 1950, Miss = 1288, Miss_rate = 0.661, Pending_hits = 113, Reservation_fails = 12013
	L1D_cache_core[12]: Access = 3643, Miss = 2066, Miss_rate = 0.567, Pending_hits = 220, Reservation_fails = 20760
	L1D_cache_core[13]: Access = 2614, Miss = 1575, Miss_rate = 0.603, Pending_hits = 143, Reservation_fails = 18613
	L1D_cache_core[14]: Access = 2301, Miss = 1425, Miss_rate = 0.619, Pending_hits = 182, Reservation_fails = 11354
	L1D_cache_core[15]: Access = 2545, Miss = 1572, Miss_rate = 0.618, Pending_hits = 101, Reservation_fails = 15645
	L1D_cache_core[16]: Access = 2811, Miss = 1677, Miss_rate = 0.597, Pending_hits = 200, Reservation_fails = 15783
	L1D_cache_core[17]: Access = 2280, Miss = 1417, Miss_rate = 0.621, Pending_hits = 128, Reservation_fails = 12745
	L1D_cache_core[18]: Access = 1828, Miss = 1173, Miss_rate = 0.642, Pending_hits = 168, Reservation_fails = 12906
	L1D_cache_core[19]: Access = 2315, Miss = 1468, Miss_rate = 0.634, Pending_hits = 133, Reservation_fails = 12299
	L1D_cache_core[20]: Access = 1906, Miss = 1667, Miss_rate = 0.875, Pending_hits = 114, Reservation_fails = 694
	L1D_cache_core[21]: Access = 1521, Miss = 1439, Miss_rate = 0.946, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1875, Miss = 1579, Miss_rate = 0.842, Pending_hits = 120, Reservation_fails = 19
	L1D_cache_core[23]: Access = 1465, Miss = 1406, Miss_rate = 0.960, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1800, Miss = 1634, Miss_rate = 0.908, Pending_hits = 114, Reservation_fails = 213
	L1D_cache_core[25]: Access = 1441, Miss = 1399, Miss_rate = 0.971, Pending_hits = 42, Reservation_fails = 326
	L1D_cache_core[26]: Access = 1660, Miss = 1498, Miss_rate = 0.902, Pending_hits = 96, Reservation_fails = 234
	L1D_cache_core[27]: Access = 1495, Miss = 1417, Miss_rate = 0.948, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1713, Miss = 1585, Miss_rate = 0.925, Pending_hits = 84, Reservation_fails = 1590
	L1D_cache_core[29]: Access = 1619, Miss = 1544, Miss_rate = 0.954, Pending_hits = 36, Reservation_fails = 1574
	L1D_cache_core[30]: Access = 1718, Miss = 1718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[31]: Access = 1196, Miss = 1196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3252
	L1D_cache_core[32]: Access = 1804, Miss = 1804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2794
	L1D_cache_core[34]: Access = 1632, Miss = 1632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[35]: Access = 1107, Miss = 1107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4074
	L1D_cache_core[36]: Access = 1805, Miss = 1805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[37]: Access = 1519, Miss = 1519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2327
	L1D_cache_core[38]: Access = 1804, Miss = 1804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[39]: Access = 1590, Miss = 1590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2662
	L1D_cache_core[40]: Access = 1803, Miss = 1803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[41]: Access = 1749, Miss = 1749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1448
	L1D_cache_core[42]: Access = 1805, Miss = 1805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 823
	L1D_cache_core[43]: Access = 1501, Miss = 1501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3013
	L1D_cache_core[44]: Access = 1807, Miss = 1807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[45]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1494
	L1D_cache_core[46]: Access = 1807, Miss = 1807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[47]: Access = 1672, Miss = 1672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[48]: Access = 1862, Miss = 1862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350
	L1D_cache_core[49]: Access = 1802, Miss = 1802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1644
	L1D_cache_core[50]: Access = 1801, Miss = 1801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 603
	L1D_cache_core[51]: Access = 1278, Miss = 1278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973
	L1D_cache_core[52]: Access = 1803, Miss = 1803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[53]: Access = 1399, Miss = 1399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3000
	L1D_cache_core[54]: Access = 1828, Miss = 1828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[55]: Access = 1700, Miss = 1700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2145
	L1D_cache_core[56]: Access = 1579, Miss = 1579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[57]: Access = 1665, Miss = 1665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[58]: Access = 1704, Miss = 1704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632
	L1D_cache_core[59]: Access = 1667, Miss = 1667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1480
	L1D_total_cache_accesses = 137555
	L1D_total_cache_misses = 110862
	L1D_total_cache_miss_rate = 0.8059
	L1D_total_cache_pending_hits = 6054
	L1D_total_cache_reservation_fails = 743504
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 72774
	L1C_total_cache_misses = 3328
	L1C_total_cache_miss_rate = 0.0457
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30207
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 81670
	L1T_total_cache_miss_rate = 0.3783
	L1T_total_cache_pending_hits = 134240
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 373080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 69446
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3328
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30207
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 134240
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 370424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 634417
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7375
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1176, 310, 398, 320, 372, 719, 466, 704, 792, 216, 396, 1145, 379, 105, 310, 649, 290, 162, 290, 579, 287, 607, 268, 500, 261, 131, 203, 118, 205, 131, 173, 119, 177, 122, 151, 122, 586, 118, 124, 118, 564, 131, 135, 550, 118, 118, 524, 550, 
gpgpu_n_tot_thrd_icount = 38596832
gpgpu_n_tot_w_icount = 1206151
gpgpu_n_stall_shd_mem = 1467950
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85160
gpgpu_n_mem_write_global = 26704
gpgpu_n_mem_texture = 81670
gpgpu_n_mem_const = 1366
gpgpu_n_load_insn  = 2381551
gpgpu_n_store_insn = 98807
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 774536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30207
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30207
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 764147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1761685	W0_Idle:2526675	W0_Scoreboard:8494137	W1:99042	W2:19072	W3:12353	W4:10448	W5:8094	W6:4165	W7:2333	W8:570	W9:193	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1050113
Warp Occupancy Distribution:
Stall:1281700	W0_Idle:2303170	W0_Scoreboard:2869218	W1:99042	W2:19072	W3:12353	W4:10448	W5:8094	W6:4165	W7:2333	W8:570	W9:193	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:384082
Warp Occupancy Distribution:
Stall:479985	W0_Idle:223505	W0_Scoreboard:5624919	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:666031
warp_utilization0: 0.086239
warp_utilization1: 0.077255
warp_utilization2: 0.095223
traffic_breakdown_coretomem[CONST_ACC_R] = 10928 {8:1366,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 681280 {8:85160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1302912 {40:23828,72:646,136:2230,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 653360 {8:81670,}
traffic_breakdown_memtocore[CONST_ACC_R] = 98352 {72:1366,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11543136 {136:84876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 211952 {8:26494,}
traffic_breakdown_memtocore[INST_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 11107120 {136:81670,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 3871 
averagemflatency = 521 
averagemflatency_1 = 590 
averagemflatency_2= 479 
averagemrqlatency_1 = 57 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 3338 
max_icnt2sh_latency = 116573 
mrq_lat_table:49150 	2338 	2787 	5292 	13065 	13430 	11676 	7594 	2044 	203 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1128 	3482 	6921 	18621 	78353 	74072 	11508 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38937 	9555 	12593 	22053 	36466 	46638 	25780 	3295 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10601 	133478 	23114 	714 	5 	0 	0 	1 	1 	13 	88 	1432 	10673 	14286 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	64 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        14        15        20        20        20        21        18        13        29        34        20        20        20        20 
dram[1]:        20        20        19        15        20        20        20        20        18        14        23        15        20        20        20        20 
dram[2]:        20        20        14        14        21        20        20        20        12        15        18        13        20        20        20        20 
dram[3]:        20        20        18        18        20        20        20        20        17        14        16        30        20        20        20        20 
dram[4]:        20        20        19        16        20        18        20        20        17        20        12        19        20        20        20        20 
dram[5]:        20        20        19        16        20        20        22        20        17        14        23        11        20        20        20        20 
maximum service time to same row:
dram[0]:      6563      9720      3233      4001      4771      3671      9350      9848      7938      6701      4241      4816      3494      6647     12311      6433 
dram[1]:      7446      8225      2691      3634      3897      2786      5246     10778      6601      7921      3707      4619      3693      3303     11494      6307 
dram[2]:     13214     13354      3577      4184      3497      3476     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3458      3879      3704      7869      9532      7675      7182     13630      4675      5304      3240      6127     10395     11117 
dram[4]:      8670      7417      3462      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3038      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      6216 
average row accesses per activate:
dram[0]:  1.432927  1.428349  1.590909  1.717391  1.680905  1.745833  1.538462  1.652812  1.732911  1.764706  1.706806  1.724518  1.540268  1.575130  1.446429  1.453674 
dram[1]:  1.463722  1.448113  1.658940  1.666107  1.739653  1.681572  1.651495  1.619876  1.667087  1.669544  1.662602  1.757534  1.575856  1.541806  1.458937  1.436597 
dram[2]:  1.427673  1.437991  1.656250  1.695868  1.701731  1.742282  1.596996  1.618421  1.669082  1.748092  1.761024  1.715633  1.571912  1.638640  1.456911  1.450000 
dram[3]:  1.467875  1.433483  1.648118  1.718644  1.720261  1.768519  1.629482  1.588384  1.712202  1.683951  1.683544  1.748571  1.571189  1.551839  1.407752  1.480801 
dram[4]:  1.427286  1.441221  1.704507  1.740995  1.778833  1.703125  1.594530  1.701800  1.701493  1.728834  1.658602  1.783046  1.517460  1.537688  1.463022  1.426689 
dram[5]:  1.434921  1.429664  1.654160  1.662379  1.757781  1.765348  1.609694  1.627551  1.703752  1.679198  1.732316  1.760057  1.552189  1.535354  1.448220  1.455882 
average row locality = 107581/66415 = 1.619830
average row locality_1 = 49437/28904 = 1.710386
average row locality_2 = 58144/37511 = 1.550052
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       925       900       886       884      1044       981      1155      1162      1120      1126      1064      1027       893       891       891       910 
dram[1]:       913       905       855       862      1003       970      1062      1083      1076      1104      1009      1051       938       901       906       895 
dram[2]:       889       898       870       897       997      1015      1087      1162      1128      1121      1013      1049       912       894       896       899 
dram[3]:       874       942       874       877      1016      1027      1039      1061      1051      1100       974       998       918       916       908       887 
dram[4]:       936       927       883       866      1021      1044      1136      1120      1129      1156      1015      1018       936       903       910       866 
dram[5]:       888       917       875       885       996       990      1074      1075      1083      1085      1017      1004       900       900       895       891 
total reads: 93922
bank skew: 1162/855 = 1.36
chip skew: 15866/15462 = 1.03
number of total write accesses:
dram[0]:        15        17       129       143       294       276       205       190       249       254       240       225        25        21         0         0 
dram[1]:        15        16       147       131       300       271       208       221       246       250       218       232        28        21         0         0 
dram[2]:        19        18       137       129       281       283       189       191       254       253       225       224        17        22         0         0 
dram[3]:        17        17       133       137       300       310       188       197       240       264       223       227        20        12         0         0 
dram[4]:        16        17       138       149       290       264       205       204       239       253       219       223        20        15         0         0 
dram[5]:        16        18       139       149       303       304       188       201       234       255       232       221        22        12         0         0 
total reads: 13660
min_bank_accesses = 0!
chip skew: 2304/2242 = 1.03
average mf latency per bank:
dram[0]:        828       767       670       653       986      1028      1227      1164       987       939      1176      1253      1221      1168       927       934
dram[1]:        700       581       637       590       938       895       989       876       856       781      1237      1124      1203      1060       802       752
dram[2]:        752       781       713       695      1078      1148      1093      1240       931       976      1439      1375      1398      2901       943       999
dram[3]:        564       633       549       600       885       856       887      1020       730       837      1019      1207       983      1077       728       761
dram[4]:        643       738       593       667       916       972       936      1105       819       907      1113      1129      1060      1097       833       941
dram[5]:        585       567       587       590       862       856      1026       900       795       789      1123      1104      1058      1037       774       736
maximum mf latency per bank:
dram[0]:       2349      1678      3095      2026      3257      3402      2783      2503      2031      1878      2399      2256      3102      1700      1627      1678
dram[1]:       2058      1845      3484      2933      2859      3343      2143      3721      1987      1557      2594      3269      3849      3291      2036      2094
dram[2]:       2666      1906      2364      2362      2854      3871      2975      2486      1721      2293      2099      2926      2396      2544      2552      1845
dram[3]:       2632      2422      3106      2631      2804      2322      2004      2355      1717      1699      1991      2960      3516      2929      1845      1636
dram[4]:       2520      1917      1989      2063      3428      2544      3784      2319      1727      2419      3354      2201      2566      3238      2925      1891
dram[5]:       1514      2552      2427      2698      2644      3704      1920      1763      1855      2142      2567      2615      3184      1659      1765      2193
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=96413 n_act=11232 n_pre=11216 n_req=17371 n_req_1=3599 n_req_2=13772 n_req_3=0 n_rd=31718 n_write=3298 bw_util=0.4351 bw_util_1=0.08092 bw_util_2=0.3542 bw_util_3=0 blp=5.440547 blp_1= 2.210177 blp_2= 3.881262 blp_3= -nan
 n_activity=136953 dram_eff=0.4888 dram_eff_1=0.09092 dram_eff_2=0.3979 dram_eff_3=0
bk0: 1850a 122383i bk1: 1800a 122410i bk2: 1772a 117217i bk3: 1768a 117456i bk4: 2088a 96092i bk5: 1962a 97108i bk6: 2310a 97153i bk7: 2324a 98477i bk8: 2240a 101182i bk9: 2252a 101067i bk10: 2128a 103301i bk11: 2054a 103641i bk12: 1786a 122397i bk13: 1782a 122299i bk14: 1782a 122402i bk15: 1820a 121193i 
bw_dist = 0.081	0.354	0.000	0.455	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.4675
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97414 n_act=11059 n_pre=11043 n_req=17081 n_req_1=3232 n_req_2=13849 n_req_3=0 n_rd=31066 n_write=3295 bw_util=0.427 bw_util_1=0.07132 bw_util_2=0.3556 bw_util_3=0 blp=5.306473 blp_1= 1.997685 blp_2= 3.926315 blp_3= -nan
 n_activity=135265 dram_eff=0.4857 dram_eff_1=0.08113 dram_eff_2=0.4046 dram_eff_3=0
bk0: 1826a 123265i bk1: 1810a 123360i bk2: 1710a 118299i bk3: 1724a 119484i bk4: 2006a 98317i bk5: 1940a 99706i bk6: 2124a 102594i bk7: 2166a 100547i bk8: 2152a 101973i bk9: 2208a 101055i bk10: 2018a 106867i bk11: 2102a 104747i bk12: 1876a 120515i bk13: 1802a 121989i bk14: 1812a 121948i bk15: 1790a 122510i 
bw_dist = 0.071	0.356	0.000	0.452	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.52457
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97066 n_act=11062 n_pre=11046 n_req=17210 n_req_1=3435 n_req_2=13775 n_req_3=0 n_rd=31452 n_write=3251 bw_util=0.4313 bw_util_1=0.07705 bw_util_2=0.3543 bw_util_3=0 blp=5.500163 blp_1= 2.157341 blp_2= 3.995294 blp_3= -nan
 n_activity=135195 dram_eff=0.4909 dram_eff_1=0.0877 dram_eff_2=0.4032 dram_eff_3=0
bk0: 1778a 122889i bk1: 1796a 122579i bk2: 1740a 118184i bk3: 1794a 116999i bk4: 1994a 99256i bk5: 2030a 96467i bk6: 2174a 100066i bk7: 2324a 97353i bk8: 2256a 99615i bk9: 2242a 99296i bk10: 2024a 105750i bk11: 2098a 104504i bk12: 1824a 121405i bk13: 1788a 122324i bk14: 1792a 121842i bk15: 1798a 121038i 
bw_dist = 0.077	0.354	0.000	0.447	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31253
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97733 n_act=10958 n_pre=10942 n_req=16962 n_req_1=3141 n_req_2=13821 n_req_3=0 n_rd=30922 n_write=3322 bw_util=0.4247 bw_util_1=0.06951 bw_util_2=0.3552 bw_util_3=0 blp=5.162742 blp_1= 2.054738 blp_2= 3.819039 blp_3= -nan
 n_activity=137350 dram_eff=0.4758 dram_eff_1=0.07787 dram_eff_2=0.3979 dram_eff_3=0
bk0: 1748a 124783i bk1: 1884a 122066i bk2: 1748a 119268i bk3: 1754a 119301i bk4: 2032a 100601i bk5: 2054a 97832i bk6: 2078a 104144i bk7: 2122a 100394i bk8: 2102a 103755i bk9: 2200a 101400i bk10: 1948a 107335i bk11: 1994a 106015i bk12: 1836a 123825i bk13: 1832a 123609i bk14: 1816a 122246i bk15: 1774a 122851i 
bw_dist = 0.070	0.355	0.000	0.468	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.41998
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=96625 n_act=11143 n_pre=11127 n_req=17380 n_req_1=3611 n_req_2=13769 n_req_3=0 n_rd=31732 n_write=3250 bw_util=0.4355 bw_util_1=0.08127 bw_util_2=0.3542 bw_util_3=0 blp=5.355202 blp_1= 2.191031 blp_2= 3.885414 blp_3= -nan
 n_activity=136965 dram_eff=0.4893 dram_eff_1=0.09131 dram_eff_2=0.398 dram_eff_3=0
bk0: 1872a 122967i bk1: 1854a 122334i bk2: 1766a 119114i bk3: 1732a 118008i bk4: 2042a 99214i bk5: 2088a 99273i bk6: 2272a 99235i bk7: 2240a 97880i bk8: 2258a 101693i bk9: 2312a 97807i bk10: 2030a 106860i bk11: 2036a 104785i bk12: 1872a 121480i bk13: 1806a 122192i bk14: 1820a 121826i bk15: 1732a 121700i 
bw_dist = 0.081	0.354	0.000	0.455	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.53698
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97710 n_act=10965 n_pre=10949 n_req=16999 n_req_1=3217 n_req_2=13782 n_req_3=0 n_rd=30950 n_write=3303 bw_util=0.4252 bw_util_1=0.07069 bw_util_2=0.3545 bw_util_3=0 blp=5.181362 blp_1= 2.032479 blp_2= 3.828360 blp_3= -nan
 n_activity=135853 dram_eff=0.4816 dram_eff_1=0.08007 dram_eff_2=0.4015 dram_eff_3=0
bk0: 1776a 123509i bk1: 1834a 123121i bk2: 1750a 119120i bk3: 1770a 117375i bk4: 1992a 99006i bk5: 1980a 100374i bk6: 2148a 104262i bk7: 2150a 101634i bk8: 2166a 104291i bk9: 2170a 102732i bk10: 2034a 108472i bk11: 2008a 107470i bk12: 1800a 122269i bk13: 1800a 123296i bk14: 1790a 122801i bk15: 1782a 123293i 
bw_dist = 0.071	0.354	0.000	0.458	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.38451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16421, Miss = 7981, Miss_rate = 0.486, Pending_hits = 316, Reservation_fails = 7696
L2_cache_bank[1]: Access = 16334, Miss = 7884, Miss_rate = 0.483, Pending_hits = 313, Reservation_fails = 7264
L2_cache_bank[2]: Access = 16067, Miss = 7764, Miss_rate = 0.483, Pending_hits = 312, Reservation_fails = 3592
L2_cache_bank[3]: Access = 15896, Miss = 7772, Miss_rate = 0.489, Pending_hits = 271, Reservation_fails = 2111
L2_cache_bank[4]: Access = 16540, Miss = 7793, Miss_rate = 0.471, Pending_hits = 299, Reservation_fails = 2746
L2_cache_bank[5]: Access = 17637, Miss = 7938, Miss_rate = 0.450, Pending_hits = 282, Reservation_fails = 5287
L2_cache_bank[6]: Access = 15617, Miss = 7656, Miss_rate = 0.490, Pending_hits = 287, Reservation_fails = 2412
L2_cache_bank[7]: Access = 16164, Miss = 7808, Miss_rate = 0.483, Pending_hits = 276, Reservation_fails = 2597
L2_cache_bank[8]: Access = 16221, Miss = 7967, Miss_rate = 0.491, Pending_hits = 315, Reservation_fails = 3531
L2_cache_bank[9]: Access = 16497, Miss = 7904, Miss_rate = 0.479, Pending_hits = 338, Reservation_fails = 6296
L2_cache_bank[10]: Access = 15961, Miss = 7732, Miss_rate = 0.484, Pending_hits = 265, Reservation_fails = 1407
L2_cache_bank[11]: Access = 15857, Miss = 7747, Miss_rate = 0.489, Pending_hits = 304, Reservation_fails = 2245
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16421, Miss = 7981 (0.486), PendingHit = 316 (0.0192)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16334, Miss = 7884 (0.483), PendingHit = 313 (0.0192)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16067, Miss = 7764 (0.483), PendingHit = 312 (0.0194)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15896, Miss = 7772 (0.489), PendingHit = 271 (0.017)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16540, Miss = 7793 (0.471), PendingHit = 299 (0.0181)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17637, Miss = 7938 (0.45), PendingHit = 282 (0.016)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15617, Miss = 7656 (0.49), PendingHit = 287 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16164, Miss = 7808 (0.483), PendingHit = 276 (0.0171)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16221, Miss = 7967 (0.491), PendingHit = 315 (0.0194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16497, Miss = 7904 (0.479), PendingHit = 338 (0.0205)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15961, Miss = 7732 (0.484), PendingHit = 265 (0.0166)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15857, Miss = 7747 (0.489), PendingHit = 304 (0.0192)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.466
Stream 1: Accesses  = 73961
Stream 1: Misses  = 37420
Stream 2: Accesses  = 121251
Stream 2: Misses  = 56526
Stream 1+2: Accesses  = 195212
Stream 1+2: Misses  = 93946
Total Accesses  = 195212
MPKI-CORES
CORE_L2MPKI_0	7.893
CORE_L2MPKI_1	11.810
CORE_L2MPKI_2	6.487
CORE_L2MPKI_3	9.605
CORE_L2MPKI_4	7.927
CORE_L2MPKI_5	8.305
CORE_L2MPKI_6	7.689
CORE_L2MPKI_7	11.444
CORE_L2MPKI_8	6.840
CORE_L2MPKI_9	10.417
CORE_L2MPKI_10	2.303
CORE_L2MPKI_11	2.247
CORE_L2MPKI_12	2.345
CORE_L2MPKI_13	2.359
CORE_L2MPKI_14	2.144
CORE_L2MPKI_15	2.564
CORE_L2MPKI_16	2.146
CORE_L2MPKI_17	2.614
CORE_L2MPKI_18	2.140
CORE_L2MPKI_19	2.282
CORE_L2MPKI_20	2.301
CORE_L2MPKI_21	2.378
CORE_L2MPKI_22	2.323
CORE_L2MPKI_23	2.368
CORE_L2MPKI_24	2.230
CORE_L2MPKI_25	2.364
CORE_L2MPKI_26	2.227
CORE_L2MPKI_27	2.341
CORE_L2MPKI_28	2.309
CORE_L2MPKI_29	2.295
CORE_L2MPKI_30	2.636
CORE_L2MPKI_31	3.474
CORE_L2MPKI_32	2.674
CORE_L2MPKI_33	2.666
CORE_L2MPKI_34	2.600
CORE_L2MPKI_35	3.496
CORE_L2MPKI_36	2.688
CORE_L2MPKI_37	2.632
CORE_L2MPKI_38	2.680
CORE_L2MPKI_39	2.646
CORE_L2MPKI_40	2.644
CORE_L2MPKI_41	2.528
CORE_L2MPKI_42	2.557
CORE_L2MPKI_43	2.812
CORE_L2MPKI_44	2.596
CORE_L2MPKI_45	2.520
CORE_L2MPKI_46	2.559
CORE_L2MPKI_47	2.590
CORE_L2MPKI_48	2.621
CORE_L2MPKI_49	2.641
CORE_L2MPKI_50	2.627
CORE_L2MPKI_51	3.000
CORE_L2MPKI_52	2.545
CORE_L2MPKI_53	2.859
CORE_L2MPKI_54	2.539
CORE_L2MPKI_55	2.595
CORE_L2MPKI_56	3.095
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.543
CORE_L2MPKI_59	2.503
Avg_MPKI_Stream1= 4.490
Avg_MPKI_Stream2= 2.703
MISSES-CORES
CORE_MISSES_0	1365
CORE_MISSES_1	1359
CORE_MISSES_2	1154
CORE_MISSES_3	1206
CORE_MISSES_4	1383
CORE_MISSES_5	1083
CORE_MISSES_6	1320
CORE_MISSES_7	1283
CORE_MISSES_8	1151
CORE_MISSES_9	1157
CORE_MISSES_10	888
CORE_MISSES_11	874
CORE_MISSES_12	1050
CORE_MISSES_13	901
CORE_MISSES_14	927
CORE_MISSES_15	965
CORE_MISSES_16	932
CORE_MISSES_17	968
CORE_MISSES_18	835
CORE_MISSES_19	903
CORE_MISSES_20	1726
CORE_MISSES_21	1532
CORE_MISSES_22	1619
CORE_MISSES_23	1470
CORE_MISSES_24	1674
CORE_MISSES_25	1464
CORE_MISSES_26	1554
CORE_MISSES_27	1493
CORE_MISSES_28	1640
CORE_MISSES_29	1544
CORE_MISSES_30	1927
CORE_MISSES_31	1774
CORE_MISSES_32	2070
CORE_MISSES_33	1769
CORE_MISSES_34	1813
CORE_MISSES_35	1623
CORE_MISSES_36	2081
CORE_MISSES_37	1702
CORE_MISSES_38	2075
CORE_MISSES_39	1771
CORE_MISSES_40	2047
CORE_MISSES_41	1872
CORE_MISSES_42	1973
CORE_MISSES_43	1762
CORE_MISSES_44	2003
CORE_MISSES_45	1672
CORE_MISSES_46	1981
CORE_MISSES_47	1845
CORE_MISSES_48	2074
CORE_MISSES_49	1992
CORE_MISSES_50	2027
CORE_MISSES_51	1652
CORE_MISSES_52	1970
CORE_MISSES_53	1654
CORE_MISSES_54	1988
CORE_MISSES_55	1880
CORE_MISSES_56	2102
CORE_MISSES_57	1812
CORE_MISSES_58	1857
CORE_MISSES_59	1758
L2_MISSES = 93946
L2_total_cache_accesses = 195212
L2_total_cache_misses = 93946
L2_total_cache_miss_rate = 0.4813
L2_total_cache_pending_hits = 3578
L2_total_cache_reservation_fails = 47184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33840
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1166
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1993
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 69376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 10179
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 554
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 38
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1098
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=866522
icnt_total_pkts_simt_to_mem=229580
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      26.9901
gpu_ipc_2 =     259.1685
gpu_tot_sim_cycle_stream_1 = 116567
gpu_tot_sim_cycle_stream_2 = 116572
gpu_sim_insn_1 = 3146156
gpu_sim_insn_2 = 30211792
gpu_sim_cycle = 116574
gpu_sim_insn = 33357948
gpu_ipc =     286.1526
gpu_tot_sim_cycle = 116574
gpu_tot_sim_insn = 33357948
gpu_tot_ipc =     286.1526
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 485698
gpu_stall_icnt2sh    = 921110
gpu_total_sim_rate=204649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 641792
	L1I_total_cache_misses = 7375
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 5355, Miss = 3402, Miss_rate = 0.635, Pending_hits = 410, Reservation_fails = 55799
	L1D_cache_core[1]: Access = 5127, Miss = 3441, Miss_rate = 0.671, Pending_hits = 367, Reservation_fails = 54767
	L1D_cache_core[2]: Access = 4810, Miss = 3094, Miss_rate = 0.643, Pending_hits = 364, Reservation_fails = 58470
	L1D_cache_core[3]: Access = 4106, Miss = 2880, Miss_rate = 0.701, Pending_hits = 340, Reservation_fails = 50639
	L1D_cache_core[4]: Access = 5829, Miss = 3654, Miss_rate = 0.627, Pending_hits = 446, Reservation_fails = 60381
	L1D_cache_core[5]: Access = 3874, Miss = 2712, Miss_rate = 0.700, Pending_hits = 347, Reservation_fails = 50110
	L1D_cache_core[6]: Access = 5179, Miss = 3294, Miss_rate = 0.636, Pending_hits = 414, Reservation_fails = 62626
	L1D_cache_core[7]: Access = 4585, Miss = 3093, Miss_rate = 0.675, Pending_hits = 364, Reservation_fails = 50825
	L1D_cache_core[8]: Access = 4234, Miss = 2818, Miss_rate = 0.666, Pending_hits = 380, Reservation_fails = 54514
	L1D_cache_core[9]: Access = 3974, Miss = 2814, Miss_rate = 0.708, Pending_hits = 322, Reservation_fails = 52887
	L1D_cache_core[10]: Access = 2184, Miss = 1315, Miss_rate = 0.602, Pending_hits = 174, Reservation_fails = 14327
	L1D_cache_core[11]: Access = 1950, Miss = 1288, Miss_rate = 0.661, Pending_hits = 113, Reservation_fails = 12013
	L1D_cache_core[12]: Access = 3643, Miss = 2066, Miss_rate = 0.567, Pending_hits = 220, Reservation_fails = 20760
	L1D_cache_core[13]: Access = 2614, Miss = 1575, Miss_rate = 0.603, Pending_hits = 143, Reservation_fails = 18613
	L1D_cache_core[14]: Access = 2301, Miss = 1425, Miss_rate = 0.619, Pending_hits = 182, Reservation_fails = 11354
	L1D_cache_core[15]: Access = 2545, Miss = 1572, Miss_rate = 0.618, Pending_hits = 101, Reservation_fails = 15645
	L1D_cache_core[16]: Access = 2811, Miss = 1677, Miss_rate = 0.597, Pending_hits = 200, Reservation_fails = 15783
	L1D_cache_core[17]: Access = 2280, Miss = 1417, Miss_rate = 0.621, Pending_hits = 128, Reservation_fails = 12745
	L1D_cache_core[18]: Access = 1828, Miss = 1173, Miss_rate = 0.642, Pending_hits = 168, Reservation_fails = 12906
	L1D_cache_core[19]: Access = 2315, Miss = 1468, Miss_rate = 0.634, Pending_hits = 133, Reservation_fails = 12299
	L1D_cache_core[20]: Access = 1906, Miss = 1667, Miss_rate = 0.875, Pending_hits = 114, Reservation_fails = 694
	L1D_cache_core[21]: Access = 1521, Miss = 1439, Miss_rate = 0.946, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1875, Miss = 1579, Miss_rate = 0.842, Pending_hits = 120, Reservation_fails = 19
	L1D_cache_core[23]: Access = 1465, Miss = 1406, Miss_rate = 0.960, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1800, Miss = 1634, Miss_rate = 0.908, Pending_hits = 114, Reservation_fails = 213
	L1D_cache_core[25]: Access = 1441, Miss = 1399, Miss_rate = 0.971, Pending_hits = 42, Reservation_fails = 326
	L1D_cache_core[26]: Access = 1660, Miss = 1498, Miss_rate = 0.902, Pending_hits = 96, Reservation_fails = 234
	L1D_cache_core[27]: Access = 1495, Miss = 1417, Miss_rate = 0.948, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1713, Miss = 1585, Miss_rate = 0.925, Pending_hits = 84, Reservation_fails = 1590
	L1D_cache_core[29]: Access = 1619, Miss = 1544, Miss_rate = 0.954, Pending_hits = 36, Reservation_fails = 1574
	L1D_cache_core[30]: Access = 1718, Miss = 1718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[31]: Access = 1196, Miss = 1196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3252
	L1D_cache_core[32]: Access = 1804, Miss = 1804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2794
	L1D_cache_core[34]: Access = 1632, Miss = 1632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[35]: Access = 1107, Miss = 1107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4074
	L1D_cache_core[36]: Access = 1805, Miss = 1805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[37]: Access = 1519, Miss = 1519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2327
	L1D_cache_core[38]: Access = 1804, Miss = 1804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[39]: Access = 1590, Miss = 1590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2662
	L1D_cache_core[40]: Access = 1803, Miss = 1803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[41]: Access = 1749, Miss = 1749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1448
	L1D_cache_core[42]: Access = 1805, Miss = 1805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 823
	L1D_cache_core[43]: Access = 1501, Miss = 1501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3013
	L1D_cache_core[44]: Access = 1807, Miss = 1807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[45]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1494
	L1D_cache_core[46]: Access = 1807, Miss = 1807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[47]: Access = 1672, Miss = 1672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[48]: Access = 1862, Miss = 1862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350
	L1D_cache_core[49]: Access = 1802, Miss = 1802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1644
	L1D_cache_core[50]: Access = 1801, Miss = 1801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 603
	L1D_cache_core[51]: Access = 1278, Miss = 1278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973
	L1D_cache_core[52]: Access = 1803, Miss = 1803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[53]: Access = 1399, Miss = 1399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3000
	L1D_cache_core[54]: Access = 1828, Miss = 1828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[55]: Access = 1700, Miss = 1700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2145
	L1D_cache_core[56]: Access = 1579, Miss = 1579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[57]: Access = 1665, Miss = 1665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[58]: Access = 1704, Miss = 1704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632
	L1D_cache_core[59]: Access = 1667, Miss = 1667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1480
	L1D_total_cache_accesses = 137555
	L1D_total_cache_misses = 110862
	L1D_total_cache_miss_rate = 0.8059
	L1D_total_cache_pending_hits = 6054
	L1D_total_cache_reservation_fails = 743504
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 72774
	L1C_total_cache_misses = 3328
	L1C_total_cache_miss_rate = 0.0457
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30207
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 81670
	L1T_total_cache_miss_rate = 0.3783
	L1T_total_cache_pending_hits = 134240
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 373080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 69446
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3328
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30207
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 134240
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 370424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 634417
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7375
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1176, 310, 398, 320, 372, 719, 466, 704, 792, 216, 396, 1145, 379, 105, 310, 649, 290, 162, 290, 579, 287, 607, 268, 500, 261, 131, 203, 118, 205, 131, 173, 119, 177, 122, 151, 122, 586, 118, 124, 118, 564, 131, 135, 550, 118, 118, 524, 550, 
gpgpu_n_tot_thrd_icount = 38596832
gpgpu_n_tot_w_icount = 1206151
gpgpu_n_stall_shd_mem = 1467950
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85160
gpgpu_n_mem_write_global = 26704
gpgpu_n_mem_texture = 81670
gpgpu_n_mem_const = 1366
gpgpu_n_load_insn  = 2381551
gpgpu_n_store_insn = 98807
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 774536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30207
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30207
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 764147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1761685	W0_Idle:2526675	W0_Scoreboard:8494137	W1:99042	W2:19072	W3:12353	W4:10448	W5:8094	W6:4165	W7:2333	W8:570	W9:193	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1050113
Warp Occupancy Distribution:
Stall:1281700	W0_Idle:2303170	W0_Scoreboard:2869218	W1:99042	W2:19072	W3:12353	W4:10448	W5:8094	W6:4165	W7:2333	W8:570	W9:193	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:384082
Warp Occupancy Distribution:
Stall:479985	W0_Idle:223505	W0_Scoreboard:5624919	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:666031
warp_utilization0: 0.086239
warp_utilization1: 0.077255
warp_utilization2: 0.095223
traffic_breakdown_coretomem[CONST_ACC_R] = 10928 {8:1366,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 681280 {8:85160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1302912 {40:23828,72:646,136:2230,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 653360 {8:81670,}
traffic_breakdown_memtocore[CONST_ACC_R] = 98352 {72:1366,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11543136 {136:84876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 211952 {8:26494,}
traffic_breakdown_memtocore[INST_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 11107120 {136:81670,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 3871 
averagemflatency = 521 
averagemflatency_1 = 590 
averagemflatency_2= 479 
averagemrqlatency_1 = 57 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 3338 
max_icnt2sh_latency = 116573 
mrq_lat_table:49150 	2338 	2787 	5292 	13065 	13430 	11676 	7594 	2044 	203 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1128 	3482 	6921 	18621 	78353 	74072 	11508 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38937 	9555 	12593 	22053 	36466 	46638 	25780 	3295 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10601 	133478 	23114 	714 	5 	0 	0 	1 	1 	13 	88 	1432 	10673 	14286 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	64 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        14        15        20        20        20        21        18        13        29        34        20        20        20        20 
dram[1]:        20        20        19        15        20        20        20        20        18        14        23        15        20        20        20        20 
dram[2]:        20        20        14        14        21        20        20        20        12        15        18        13        20        20        20        20 
dram[3]:        20        20        18        18        20        20        20        20        17        14        16        30        20        20        20        20 
dram[4]:        20        20        19        16        20        18        20        20        17        20        12        19        20        20        20        20 
dram[5]:        20        20        19        16        20        20        22        20        17        14        23        11        20        20        20        20 
maximum service time to same row:
dram[0]:      6563      9720      3233      4001      4771      3671      9350      9848      7938      6701      4241      4816      3494      6647     12311      6433 
dram[1]:      7446      8225      2691      3634      3897      2786      5246     10778      6601      7921      3707      4619      3693      3303     11494      6307 
dram[2]:     13214     13354      3577      4184      3497      3476     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3458      3879      3704      7869      9532      7675      7182     13630      4675      5304      3240      6127     10395     11117 
dram[4]:      8670      7417      3462      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3038      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      6216 
average row accesses per activate:
dram[0]:  1.432927  1.428349  1.590909  1.717391  1.680905  1.745833  1.538462  1.652812  1.732911  1.764706  1.706806  1.724518  1.540268  1.575130  1.446429  1.453674 
dram[1]:  1.463722  1.448113  1.658940  1.666107  1.739653  1.681572  1.651495  1.619876  1.667087  1.669544  1.662602  1.757534  1.575856  1.541806  1.458937  1.436597 
dram[2]:  1.427673  1.437991  1.656250  1.695868  1.701731  1.742282  1.596996  1.618421  1.669082  1.748092  1.761024  1.715633  1.571912  1.638640  1.456911  1.450000 
dram[3]:  1.467875  1.433483  1.648118  1.718644  1.720261  1.768519  1.629482  1.588384  1.712202  1.683951  1.683544  1.748571  1.571189  1.551839  1.407752  1.480801 
dram[4]:  1.427286  1.441221  1.704507  1.740995  1.778833  1.703125  1.594530  1.701800  1.701493  1.728834  1.658602  1.783046  1.517460  1.537688  1.463022  1.426689 
dram[5]:  1.434921  1.429664  1.654160  1.662379  1.757781  1.765348  1.609694  1.627551  1.703752  1.679198  1.732316  1.760057  1.552189  1.535354  1.448220  1.455882 
average row locality = 107581/66415 = 1.619830
average row locality_1 = 49437/28904 = 1.710386
average row locality_2 = 58144/37511 = 1.550052
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       925       900       886       884      1044       981      1155      1162      1120      1126      1064      1027       893       891       891       910 
dram[1]:       913       905       855       862      1003       970      1062      1083      1076      1104      1009      1051       938       901       906       895 
dram[2]:       889       898       870       897       997      1015      1087      1162      1128      1121      1013      1049       912       894       896       899 
dram[3]:       874       942       874       877      1016      1027      1039      1061      1051      1100       974       998       918       916       908       887 
dram[4]:       936       927       883       866      1021      1044      1136      1120      1129      1156      1015      1018       936       903       910       866 
dram[5]:       888       917       875       885       996       990      1074      1075      1083      1085      1017      1004       900       900       895       891 
total reads: 93922
bank skew: 1162/855 = 1.36
chip skew: 15866/15462 = 1.03
number of total write accesses:
dram[0]:        15        17       129       143       294       276       205       190       249       254       240       225        25        21         0         0 
dram[1]:        15        16       147       131       300       271       208       221       246       250       218       232        28        21         0         0 
dram[2]:        19        18       137       129       281       283       189       191       254       253       225       224        17        22         0         0 
dram[3]:        17        17       133       137       300       310       188       197       240       264       223       227        20        12         0         0 
dram[4]:        16        17       138       149       290       264       205       204       239       253       219       223        20        15         0         0 
dram[5]:        16        18       139       149       303       304       188       201       234       255       232       221        22        12         0         0 
total reads: 13660
min_bank_accesses = 0!
chip skew: 2304/2242 = 1.03
average mf latency per bank:
dram[0]:        828       767       670       653       986      1028      1227      1164       987       939      1176      1253      1221      1168       927       934
dram[1]:        700       581       637       590       938       895       989       876       856       781      1237      1124      1203      1060       802       752
dram[2]:        752       781       713       695      1078      1148      1093      1240       931       976      1439      1375      1398      2901       943       999
dram[3]:        564       633       549       600       885       856       887      1020       730       837      1019      1207       983      1077       728       761
dram[4]:        643       738       593       667       916       972       936      1105       819       907      1113      1129      1060      1097       833       941
dram[5]:        585       567       587       590       862       856      1026       900       795       789      1123      1104      1058      1037       774       736
maximum mf latency per bank:
dram[0]:       2349      1678      3095      2026      3257      3402      2783      2503      2031      1878      2399      2256      3102      1700      1627      1678
dram[1]:       2058      1845      3484      2933      2859      3343      2143      3721      1987      1557      2594      3269      3849      3291      2036      2094
dram[2]:       2666      1906      2364      2362      2854      3871      2975      2486      1721      2293      2099      2926      2396      2544      2552      1845
dram[3]:       2632      2422      3106      2631      2804      2322      2004      2355      1717      1699      1991      2960      3516      2929      1845      1636
dram[4]:       2520      1917      1989      2063      3428      2544      3784      2319      1727      2419      3354      2201      2566      3238      2925      1891
dram[5]:       1514      2552      2427      2698      2644      3704      1920      1763      1855      2142      2567      2615      3184      1659      1765      2193
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=96413 n_act=11232 n_pre=11216 n_req=17371 n_req_1=3599 n_req_2=13772 n_req_3=0 n_rd=31718 n_write=3298 bw_util=0.4351 bw_util_1=0.08092 bw_util_2=0.3542 bw_util_3=0 blp=5.440547 blp_1= 2.210177 blp_2= 3.881262 blp_3= -nan
 n_activity=136953 dram_eff=0.4888 dram_eff_1=0.09092 dram_eff_2=0.3979 dram_eff_3=0
bk0: 1850a 122383i bk1: 1800a 122410i bk2: 1772a 117217i bk3: 1768a 117456i bk4: 2088a 96092i bk5: 1962a 97108i bk6: 2310a 97153i bk7: 2324a 98477i bk8: 2240a 101182i bk9: 2252a 101067i bk10: 2128a 103301i bk11: 2054a 103641i bk12: 1786a 122397i bk13: 1782a 122299i bk14: 1782a 122402i bk15: 1820a 121193i 
bw_dist = 0.081	0.354	0.000	0.455	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.4675
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97414 n_act=11059 n_pre=11043 n_req=17081 n_req_1=3232 n_req_2=13849 n_req_3=0 n_rd=31066 n_write=3295 bw_util=0.427 bw_util_1=0.07132 bw_util_2=0.3556 bw_util_3=0 blp=5.306473 blp_1= 1.997685 blp_2= 3.926315 blp_3= -nan
 n_activity=135265 dram_eff=0.4857 dram_eff_1=0.08113 dram_eff_2=0.4046 dram_eff_3=0
bk0: 1826a 123265i bk1: 1810a 123360i bk2: 1710a 118299i bk3: 1724a 119484i bk4: 2006a 98317i bk5: 1940a 99706i bk6: 2124a 102594i bk7: 2166a 100547i bk8: 2152a 101973i bk9: 2208a 101055i bk10: 2018a 106867i bk11: 2102a 104747i bk12: 1876a 120515i bk13: 1802a 121989i bk14: 1812a 121948i bk15: 1790a 122510i 
bw_dist = 0.071	0.356	0.000	0.452	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.52457
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97066 n_act=11062 n_pre=11046 n_req=17210 n_req_1=3435 n_req_2=13775 n_req_3=0 n_rd=31452 n_write=3251 bw_util=0.4313 bw_util_1=0.07705 bw_util_2=0.3543 bw_util_3=0 blp=5.500163 blp_1= 2.157341 blp_2= 3.995294 blp_3= -nan
 n_activity=135195 dram_eff=0.4909 dram_eff_1=0.0877 dram_eff_2=0.4032 dram_eff_3=0
bk0: 1778a 122889i bk1: 1796a 122579i bk2: 1740a 118184i bk3: 1794a 116999i bk4: 1994a 99256i bk5: 2030a 96467i bk6: 2174a 100066i bk7: 2324a 97353i bk8: 2256a 99615i bk9: 2242a 99296i bk10: 2024a 105750i bk11: 2098a 104504i bk12: 1824a 121405i bk13: 1788a 122324i bk14: 1792a 121842i bk15: 1798a 121038i 
bw_dist = 0.077	0.354	0.000	0.447	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31253
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97733 n_act=10958 n_pre=10942 n_req=16962 n_req_1=3141 n_req_2=13821 n_req_3=0 n_rd=30922 n_write=3322 bw_util=0.4247 bw_util_1=0.06951 bw_util_2=0.3552 bw_util_3=0 blp=5.162742 blp_1= 2.054738 blp_2= 3.819039 blp_3= -nan
 n_activity=137350 dram_eff=0.4758 dram_eff_1=0.07787 dram_eff_2=0.3979 dram_eff_3=0
bk0: 1748a 124783i bk1: 1884a 122066i bk2: 1748a 119268i bk3: 1754a 119301i bk4: 2032a 100601i bk5: 2054a 97832i bk6: 2078a 104144i bk7: 2122a 100394i bk8: 2102a 103755i bk9: 2200a 101400i bk10: 1948a 107335i bk11: 1994a 106015i bk12: 1836a 123825i bk13: 1832a 123609i bk14: 1816a 122246i bk15: 1774a 122851i 
bw_dist = 0.070	0.355	0.000	0.468	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.41998
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=96625 n_act=11143 n_pre=11127 n_req=17380 n_req_1=3611 n_req_2=13769 n_req_3=0 n_rd=31732 n_write=3250 bw_util=0.4355 bw_util_1=0.08127 bw_util_2=0.3542 bw_util_3=0 blp=5.355202 blp_1= 2.191031 blp_2= 3.885414 blp_3= -nan
 n_activity=136965 dram_eff=0.4893 dram_eff_1=0.09131 dram_eff_2=0.398 dram_eff_3=0
bk0: 1872a 122967i bk1: 1854a 122334i bk2: 1766a 119114i bk3: 1732a 118008i bk4: 2042a 99214i bk5: 2088a 99273i bk6: 2272a 99235i bk7: 2240a 97880i bk8: 2258a 101693i bk9: 2312a 97807i bk10: 2030a 106860i bk11: 2036a 104785i bk12: 1872a 121480i bk13: 1806a 122192i bk14: 1820a 121826i bk15: 1732a 121700i 
bw_dist = 0.081	0.354	0.000	0.455	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.53698
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153877 n_nop=97710 n_act=10965 n_pre=10949 n_req=16999 n_req_1=3217 n_req_2=13782 n_req_3=0 n_rd=30950 n_write=3303 bw_util=0.4252 bw_util_1=0.07069 bw_util_2=0.3545 bw_util_3=0 blp=5.181362 blp_1= 2.032479 blp_2= 3.828360 blp_3= -nan
 n_activity=135853 dram_eff=0.4816 dram_eff_1=0.08007 dram_eff_2=0.4015 dram_eff_3=0
bk0: 1776a 123509i bk1: 1834a 123121i bk2: 1750a 119120i bk3: 1770a 117375i bk4: 1992a 99006i bk5: 1980a 100374i bk6: 2148a 104262i bk7: 2150a 101634i bk8: 2166a 104291i bk9: 2170a 102732i bk10: 2034a 108472i bk11: 2008a 107470i bk12: 1800a 122269i bk13: 1800a 123296i bk14: 1790a 122801i bk15: 1782a 123293i 
bw_dist = 0.071	0.354	0.000	0.458	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.38451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16421, Miss = 7981, Miss_rate = 0.486, Pending_hits = 316, Reservation_fails = 7696
L2_cache_bank[1]: Access = 16334, Miss = 7884, Miss_rate = 0.483, Pending_hits = 313, Reservation_fails = 7264
L2_cache_bank[2]: Access = 16067, Miss = 7764, Miss_rate = 0.483, Pending_hits = 312, Reservation_fails = 3592
L2_cache_bank[3]: Access = 15896, Miss = 7772, Miss_rate = 0.489, Pending_hits = 271, Reservation_fails = 2111
L2_cache_bank[4]: Access = 16540, Miss = 7793, Miss_rate = 0.471, Pending_hits = 299, Reservation_fails = 2746
L2_cache_bank[5]: Access = 17637, Miss = 7938, Miss_rate = 0.450, Pending_hits = 282, Reservation_fails = 5287
L2_cache_bank[6]: Access = 15617, Miss = 7656, Miss_rate = 0.490, Pending_hits = 287, Reservation_fails = 2412
L2_cache_bank[7]: Access = 16164, Miss = 7808, Miss_rate = 0.483, Pending_hits = 276, Reservation_fails = 2597
L2_cache_bank[8]: Access = 16221, Miss = 7967, Miss_rate = 0.491, Pending_hits = 315, Reservation_fails = 3531
L2_cache_bank[9]: Access = 16497, Miss = 7904, Miss_rate = 0.479, Pending_hits = 338, Reservation_fails = 6296
L2_cache_bank[10]: Access = 15961, Miss = 7732, Miss_rate = 0.484, Pending_hits = 265, Reservation_fails = 1407
L2_cache_bank[11]: Access = 15857, Miss = 7747, Miss_rate = 0.489, Pending_hits = 304, Reservation_fails = 2245
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16421, Miss = 7981 (0.486), PendingHit = 316 (0.0192)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16334, Miss = 7884 (0.483), PendingHit = 313 (0.0192)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16067, Miss = 7764 (0.483), PendingHit = 312 (0.0194)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15896, Miss = 7772 (0.489), PendingHit = 271 (0.017)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16540, Miss = 7793 (0.471), PendingHit = 299 (0.0181)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17637, Miss = 7938 (0.45), PendingHit = 282 (0.016)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15617, Miss = 7656 (0.49), PendingHit = 287 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16164, Miss = 7808 (0.483), PendingHit = 276 (0.0171)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16221, Miss = 7967 (0.491), PendingHit = 315 (0.0194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16497, Miss = 7904 (0.479), PendingHit = 338 (0.0205)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15961, Miss = 7732 (0.484), PendingHit = 265 (0.0166)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15857, Miss = 7747 (0.489), PendingHit = 304 (0.0192)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.466
Stream 1: Accesses  = 73961
Stream 1: Misses  = 37420
Stream 2: Accesses  = 121251
Stream 2: Misses  = 56526
Stream 1+2: Accesses  = 195212
Stream 1+2: Misses  = 93946
Total Accesses  = 195212
MPKI-CORES
CORE_L2MPKI_0	7.893
CORE_L2MPKI_1	11.810
CORE_L2MPKI_2	6.487
CORE_L2MPKI_3	9.605
CORE_L2MPKI_4	7.927
CORE_L2MPKI_5	8.305
CORE_L2MPKI_6	7.689
CORE_L2MPKI_7	11.444
CORE_L2MPKI_8	6.840
CORE_L2MPKI_9	10.417
CORE_L2MPKI_10	2.303
CORE_L2MPKI_11	2.247
CORE_L2MPKI_12	2.345
CORE_L2MPKI_13	2.359
CORE_L2MPKI_14	2.144
CORE_L2MPKI_15	2.564
CORE_L2MPKI_16	2.146
CORE_L2MPKI_17	2.614
CORE_L2MPKI_18	2.140
CORE_L2MPKI_19	2.282
CORE_L2MPKI_20	2.301
CORE_L2MPKI_21	2.378
CORE_L2MPKI_22	2.323
CORE_L2MPKI_23	2.368
CORE_L2MPKI_24	2.230
CORE_L2MPKI_25	2.364
CORE_L2MPKI_26	2.227
CORE_L2MPKI_27	2.341
CORE_L2MPKI_28	2.309
CORE_L2MPKI_29	2.295
CORE_L2MPKI_30	2.636
CORE_L2MPKI_31	3.474
CORE_L2MPKI_32	2.674
CORE_L2MPKI_33	2.666
CORE_L2MPKI_34	2.600
CORE_L2MPKI_35	3.496
CORE_L2MPKI_36	2.688
CORE_L2MPKI_37	2.632
CORE_L2MPKI_38	2.680
CORE_L2MPKI_39	2.646
CORE_L2MPKI_40	2.644
CORE_L2MPKI_41	2.528
CORE_L2MPKI_42	2.557
CORE_L2MPKI_43	2.812
CORE_L2MPKI_44	2.596
CORE_L2MPKI_45	2.520
CORE_L2MPKI_46	2.559
CORE_L2MPKI_47	2.590
CORE_L2MPKI_48	2.621
CORE_L2MPKI_49	2.641
CORE_L2MPKI_50	2.627
CORE_L2MPKI_51	3.000
CORE_L2MPKI_52	2.545
CORE_L2MPKI_53	2.859
CORE_L2MPKI_54	2.539
CORE_L2MPKI_55	2.595
CORE_L2MPKI_56	3.095
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.543
CORE_L2MPKI_59	2.503
Avg_MPKI_Stream1= 4.490
Avg_MPKI_Stream2= 2.703
MISSES-CORES
CORE_MISSES_0	1365
CORE_MISSES_1	1359
CORE_MISSES_2	1154
CORE_MISSES_3	1206
CORE_MISSES_4	1383
CORE_MISSES_5	1083
CORE_MISSES_6	1320
CORE_MISSES_7	1283
CORE_MISSES_8	1151
CORE_MISSES_9	1157
CORE_MISSES_10	888
CORE_MISSES_11	874
CORE_MISSES_12	1050
CORE_MISSES_13	901
CORE_MISSES_14	927
CORE_MISSES_15	965
CORE_MISSES_16	932
CORE_MISSES_17	968
CORE_MISSES_18	835
CORE_MISSES_19	903
CORE_MISSES_20	1726
CORE_MISSES_21	1532
CORE_MISSES_22	1619
CORE_MISSES_23	1470
CORE_MISSES_24	1674
CORE_MISSES_25	1464
CORE_MISSES_26	1554
CORE_MISSES_27	1493
CORE_MISSES_28	1640
CORE_MISSES_29	1544
CORE_MISSES_30	1927
CORE_MISSES_31	1774
CORE_MISSES_32	2070
CORE_MISSES_33	1769
CORE_MISSES_34	1813
CORE_MISSES_35	1623
CORE_MISSES_36	2081
CORE_MISSES_37	1702
CORE_MISSES_38	2075
CORE_MISSES_39	1771
CORE_MISSES_40	2047
CORE_MISSES_41	1872
CORE_MISSES_42	1973
CORE_MISSES_43	1762
CORE_MISSES_44	2003
CORE_MISSES_45	1672
CORE_MISSES_46	1981
CORE_MISSES_47	1845
CORE_MISSES_48	2074
CORE_MISSES_49	1992
CORE_MISSES_50	2027
CORE_MISSES_51	1652
CORE_MISSES_52	1970
CORE_MISSES_53	1654
CORE_MISSES_54	1988
CORE_MISSES_55	1880
CORE_MISSES_56	2102
CORE_MISSES_57	1812
CORE_MISSES_58	1857
CORE_MISSES_59	1758
L2_MISSES = 93946
L2_total_cache_accesses = 195212
L2_total_cache_misses = 93946
L2_total_cache_miss_rate = 0.4813
L2_total_cache_pending_hits = 3578
L2_total_cache_reservation_fails = 47184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33840
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1166
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1993
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 69376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 10179
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 554
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 38
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1098
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=866522
icnt_total_pkts_simt_to_mem=229580
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      15.0448
gpu_ipc_2 =     263.5082
gpu_tot_sim_cycle_stream_1 = 229145
gpu_tot_sim_cycle_stream_2 = 229148
gpu_sim_insn_1 = 3447448
gpu_sim_insn_2 = 60382384
gpu_sim_cycle = 229152
gpu_sim_insn = 63829832
gpu_ipc =     278.5480
gpu_tot_sim_cycle = 229152
gpu_tot_sim_insn = 63829832
gpu_tot_ipc =     278.5480
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1023931
gpu_stall_icnt2sh    = 1849921
gpu_total_sim_rate=192839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1186830
	L1I_total_cache_misses = 9116
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 11412, Miss = 8233, Miss_rate = 0.721, Pending_hits = 816, Reservation_fails = 161652
	L1D_cache_core[1]: Access = 11202, Miss = 8221, Miss_rate = 0.734, Pending_hits = 769, Reservation_fails = 160472
	L1D_cache_core[2]: Access = 11210, Miss = 8224, Miss_rate = 0.734, Pending_hits = 791, Reservation_fails = 163865
	L1D_cache_core[3]: Access = 10090, Miss = 7685, Miss_rate = 0.762, Pending_hits = 786, Reservation_fails = 156481
	L1D_cache_core[4]: Access = 12256, Miss = 8700, Miss_rate = 0.710, Pending_hits = 868, Reservation_fails = 165733
	L1D_cache_core[5]: Access = 9663, Miss = 7427, Miss_rate = 0.769, Pending_hits = 774, Reservation_fails = 156198
	L1D_cache_core[6]: Access = 10998, Miss = 8008, Miss_rate = 0.728, Pending_hits = 811, Reservation_fails = 168709
	L1D_cache_core[7]: Access = 11033, Miss = 8017, Miss_rate = 0.727, Pending_hits = 854, Reservation_fails = 155687
	L1D_cache_core[8]: Access = 10153, Miss = 7605, Miss_rate = 0.749, Pending_hits = 787, Reservation_fails = 160485
	L1D_cache_core[9]: Access = 9899, Miss = 7559, Miss_rate = 0.764, Pending_hits = 708, Reservation_fails = 158809
	L1D_cache_core[10]: Access = 3804, Miss = 2935, Miss_rate = 0.772, Pending_hits = 174, Reservation_fails = 14425
	L1D_cache_core[11]: Access = 3066, Miss = 2404, Miss_rate = 0.784, Pending_hits = 113, Reservation_fails = 16702
	L1D_cache_core[12]: Access = 5398, Miss = 3821, Miss_rate = 0.708, Pending_hits = 220, Reservation_fails = 21688
	L1D_cache_core[13]: Access = 3731, Miss = 2692, Miss_rate = 0.722, Pending_hits = 143, Reservation_fails = 22614
	L1D_cache_core[14]: Access = 3533, Miss = 2657, Miss_rate = 0.752, Pending_hits = 182, Reservation_fails = 13176
	L1D_cache_core[15]: Access = 3878, Miss = 2905, Miss_rate = 0.749, Pending_hits = 101, Reservation_fails = 19422
	L1D_cache_core[16]: Access = 4504, Miss = 3370, Miss_rate = 0.748, Pending_hits = 200, Reservation_fails = 15998
	L1D_cache_core[17]: Access = 3487, Miss = 2624, Miss_rate = 0.753, Pending_hits = 128, Reservation_fails = 16708
	L1D_cache_core[18]: Access = 3233, Miss = 2578, Miss_rate = 0.797, Pending_hits = 168, Reservation_fails = 13506
	L1D_cache_core[19]: Access = 3696, Miss = 2849, Miss_rate = 0.771, Pending_hits = 133, Reservation_fails = 14708
	L1D_cache_core[20]: Access = 3198, Miss = 2959, Miss_rate = 0.925, Pending_hits = 114, Reservation_fails = 3612
	L1D_cache_core[21]: Access = 2678, Miss = 2596, Miss_rate = 0.969, Pending_hits = 60, Reservation_fails = 3612
	L1D_cache_core[22]: Access = 3427, Miss = 3131, Miss_rate = 0.914, Pending_hits = 120, Reservation_fails = 1317
	L1D_cache_core[23]: Access = 2712, Miss = 2653, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 2175
	L1D_cache_core[24]: Access = 3378, Miss = 3212, Miss_rate = 0.951, Pending_hits = 114, Reservation_fails = 326
	L1D_cache_core[25]: Access = 2720, Miss = 2678, Miss_rate = 0.985, Pending_hits = 42, Reservation_fails = 3078
	L1D_cache_core[26]: Access = 3308, Miss = 3146, Miss_rate = 0.951, Pending_hits = 96, Reservation_fails = 498
	L1D_cache_core[27]: Access = 2876, Miss = 2798, Miss_rate = 0.973, Pending_hits = 48, Reservation_fails = 3135
	L1D_cache_core[28]: Access = 3392, Miss = 3264, Miss_rate = 0.962, Pending_hits = 84, Reservation_fails = 1669
	L1D_cache_core[29]: Access = 3062, Miss = 2987, Miss_rate = 0.976, Pending_hits = 36, Reservation_fails = 3878
	L1D_cache_core[30]: Access = 3430, Miss = 3430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2000
	L1D_cache_core[31]: Access = 2601, Miss = 2601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3542
	L1D_cache_core[32]: Access = 3520, Miss = 3520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[33]: Access = 2940, Miss = 2940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4593
	L1D_cache_core[34]: Access = 2811, Miss = 2811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1967
	L1D_cache_core[35]: Access = 2553, Miss = 2553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491
	L1D_cache_core[36]: Access = 3531, Miss = 3531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 983
	L1D_cache_core[37]: Access = 2861, Miss = 2861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4151
	L1D_cache_core[38]: Access = 3336, Miss = 3336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1648
	L1D_cache_core[39]: Access = 2973, Miss = 2973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4775
	L1D_cache_core[40]: Access = 3175, Miss = 3175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[41]: Access = 3094, Miss = 3094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3561
	L1D_cache_core[42]: Access = 3438, Miss = 3438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[43]: Access = 2888, Miss = 2888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4980
	L1D_cache_core[44]: Access = 3352, Miss = 3352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725
	L1D_cache_core[45]: Access = 3192, Miss = 3192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1692
	L1D_cache_core[46]: Access = 3008, Miss = 3008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447
	L1D_cache_core[47]: Access = 3317, Miss = 3317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 463
	L1D_cache_core[48]: Access = 3467, Miss = 3467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2124
	L1D_cache_core[49]: Access = 2920, Miss = 2920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4517
	L1D_cache_core[50]: Access = 3461, Miss = 3461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[51]: Access = 2566, Miss = 2566, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3595
	L1D_cache_core[52]: Access = 3362, Miss = 3362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1290
	L1D_cache_core[53]: Access = 2686, Miss = 2686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5829
	L1D_cache_core[54]: Access = 3273, Miss = 3273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 557
	L1D_cache_core[55]: Access = 2817, Miss = 2817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[56]: Access = 2956, Miss = 2956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1717
	L1D_cache_core[57]: Access = 2781, Miss = 2781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4201
	L1D_cache_core[58]: Access = 3195, Miss = 3195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1300
	L1D_cache_core[59]: Access = 2786, Miss = 2786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4352
	L1D_total_cache_accesses = 269287
	L1D_total_cache_misses = 230228
	L1D_total_cache_miss_rate = 0.8550
	L1D_total_cache_pending_hits = 10264
	L1D_total_cache_reservation_fails = 1881918
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 124180
	L1C_total_cache_misses = 4928
	L1C_total_cache_miss_rate = 0.0397
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 64260
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 163085
	L1T_total_cache_miss_rate = 0.3777
	L1T_total_cache_pending_hits = 268735
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1164277
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119252
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4928
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 64260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 268735
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 163085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 717641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1177714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9116
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1375, 576, 576, 576, 576, 1021, 576, 1006, 1006, 472, 561, 1323, 561, 105, 576, 796, 576, 284, 524, 680, 589, 690, 522, 588, 589, 199, 576, 170, 576, 176, 476, 149, 505, 144, 476, 136, 847, 124, 430, 124, 778, 141, 307, 564, 294, 122, 524, 554, 
gpgpu_n_tot_thrd_icount = 71936640
gpgpu_n_tot_w_icount = 2248020
gpgpu_n_stall_shd_mem = 3628782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178223
gpgpu_n_mem_write_global = 53152
gpgpu_n_mem_texture = 163085
gpgpu_n_mem_const = 2531
gpgpu_n_load_insn  = 4566428
gpgpu_n_store_insn = 186128
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1123048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 64260
gpgpu_stall_shd_mem[c_mem][bk_conf] = 64260
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1942123
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4646293	W0_Idle:2963910	W0_Scoreboard:17639781	W1:109831	W2:38319	W3:30224	W4:26947	W5:21461	W6:10774	W7:5331	W8:1524	W9:541	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2003304
Warp Occupancy Distribution:
Stall:3787245	W0_Idle:2418204	W0_Scoreboard:6535562	W1:109831	W2:38319	W3:30224	W4:26947	W5:21461	W6:10774	W7:5331	W8:1524	W9:541	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:763157
Warp Occupancy Distribution:
Stall:859048	W0_Idle:545706	W0_Scoreboard:11104219	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1240147
warp_utilization0: 0.081760
warp_utilization1: 0.073322
warp_utilization2: 0.090198
traffic_breakdown_coretomem[CONST_ACC_R] = 20248 {8:2531,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1425784 {8:178223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2595872 {40:47397,72:1292,136:4463,}
traffic_breakdown_coretomem[INST_ACC_R] = 7280 {8:910,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1304680 {8:163085,}
traffic_breakdown_memtocore[CONST_ACC_R] = 182232 {72:2531,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24206504 {136:177989,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 423760 {8:52970,}
traffic_breakdown_memtocore[INST_ACC_R] = 123760 {136:910,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 22179560 {136:163085,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 574 
averagemflatency_1 = 638 
averagemflatency_2= 518 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3754 
max_icnt2sh_latency = 229151 
mrq_lat_table:98356 	4446 	5451 	10698 	26855 	28460 	25637 	15837 	4194 	332 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1885 	6135 	12293 	32893 	142014 	163993 	36632 	726 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65118 	16947 	23128 	42582 	69672 	96847 	72367 	10875 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19645 	284085 	38892 	975 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	23629 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	85 	369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        14        15        23        27        20        21        18        14        29        34        32        20        27        27 
dram[1]:        20        20        19        15        28        20        20        20        18        14        23        18        32        22        27        22 
dram[2]:        20        20        16        14        21        26        20        20        12        15        18        19        30        26        22        27 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        20        20        26 
dram[4]:        20        20        19        16        27        18        20        20        17        20        17        19        20        28        28        20 
dram[5]:        20        20        19        16        24        26        22        20        17        16        23        19        20        30        25        20 
maximum service time to same row:
dram[0]:      6563      9720      3260      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      3737      3383     11494      8697 
dram[2]:     13214     13354      3577      4184      3497      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3458      3879      3704      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3462      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.403628  1.392725  1.574759  1.604878  1.653846  1.667750  1.545161  1.612978  1.686209  1.727487  1.692261  1.691436  1.495161  1.515523  1.454618  1.444976 
dram[1]:  1.410431  1.428462  1.613151  1.626065  1.658301  1.637785  1.590664  1.599164  1.643804  1.658495  1.684720  1.721767  1.535052  1.488000  1.446656  1.437649 
dram[2]:  1.388636  1.408527  1.579378  1.605863  1.684005  1.686223  1.573106  1.611490  1.647092  1.688515  1.692702  1.716886  1.517886  1.546531  1.429811  1.441897 
dram[3]:  1.418605  1.400294  1.576078  1.645904  1.616199  1.675539  1.561255  1.578437  1.695519  1.667622  1.713329  1.711272  1.511236  1.481393  1.406636  1.485429 
dram[4]:  1.369611  1.403214  1.600480  1.639725  1.721905  1.650371  1.550138  1.639007  1.679192  1.655172  1.653100  1.738636  1.479024  1.512417  1.419380  1.428218 
dram[5]:  1.412773  1.387407  1.567961  1.584890  1.660908  1.692862  1.563936  1.573830  1.663114  1.672131  1.667932  1.738255  1.538462  1.478400  1.464630  1.442557 
average row locality = 220268/139267 = 1.581624
average row locality_1 = 115093/69066 = 1.666421
average row locality_2 = 105175/70201 = 1.498198
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1816      1831      1751      1761      2053      1978      2473      2412      2433      2359      2240      2144      1793      1800      1827      1812 
dram[1]:      1824      1811      1668      1703      1999      1966      2255      2271      2257      2311      2075      2151      1844      1811      1817      1810 
dram[2]:      1789      1768      1711      1765      2004      2001      2315      2454      2347      2413      2101      2161      1809      1784      1813      1824 
dram[3]:      1725      1854      1723      1724      2019      2051      2209      2228      2191      2307      2002      2052      1828      1840      1823      1784 
dram[4]:      1893      1870      1782      1685      2070      2107      2416      2333      2439      2446      2099      2073      1884      1792      1831      1731 
dram[5]:      1769      1822      1729      1735      1996      1988      2275      2247      2267      2269      2099      2054      1802      1818      1822      1783 
total reads: 191401
bank skew: 2473/1668 = 1.48
chip skew: 32483/31360 = 1.04
number of total write accesses:
dram[0]:        41        45       208       213       613       587       401       372       587       576       559       542        61        55         0         0 
dram[1]:        42        46       221       206       578       548       403       406       595       598       538       578        61        49         0         0 
dram[2]:        44        49       219       207       586       557       364       379       570       602       543       574        58        44         0         0 
dram[3]:        44        49       214       205       575       593       378       378       571       603       556       544        55        31         0         0 
dram[4]:        45        51       217       222       642       560       382       373       555       578       541       528        55        35         0         0 
dram[5]:        45        51       209       216       600       597       379       375       542       588       538       536        58        30         0         0 
total reads: 28869
min_bank_accesses = 0!
chip skew: 4869/4764 = 1.02
average mf latency per bank:
dram[0]:        884       753       739       662      1121      1069      1430      1189      1178      1003      1331      1208      1498      1311      1090       925
dram[1]:        704       613       640       610       976       974      1109      1067       956       910      1233      1141      1312      1211       814       763
dram[2]:        781       788       692       710      1111      1175      1231      1309      1020      1080      1362      1349      1432      2246       968       991
dram[3]:        624       684       593       635       970       974      1029      1145       877       964      1105      1216      1197      1257       803       781
dram[4]:        869       766       724       653      1142      1028      1308      1251      1137       999      1401      1182      1541      1285      1071       934
dram[5]:        606       634       595       622       967       960      1069      1142       896       950      1131      1152      1179      1217       760       784
maximum mf latency per bank:
dram[0]:       2451      2728      3227      2673      4210      3757      4179      3621      2246      2092      2964      2513      3528      2952      2753      1899
dram[1]:       2425      3435      3484      2981      2859      3343      2143      3721      2132      2342      2903      3269      3926      3563      2036      3496
dram[2]:       3356      1916      3034      3035      2904      3871      4080      2486      2774      3686      3044      2926      2719      3074      2552      2287
dram[3]:       3174      2422      3106      2882      3150      2816      2214      2540      3537      2521      2582      2960      3516      3871      3421      1890
dram[4]:       3077      2913      3141      2882      3428      2544      3784      2319      3409      2419      4431      3618      3430      3238      2925      3177
dram[5]:       3344      2552      2914      2898      2739      3704      1963      2537      2523      3188      2717      2908      3184      2184      2008      2502
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=183350 n_act=23587 n_pre=23571 n_req=35702 n_req_1=8503 n_req_2=27199 n_req_3=0 n_rd=64966 n_write=7006 bw_util=0.4542 bw_util_1=0.09791 bw_util_2=0.3563 bw_util_3=0 blp=5.611659 blp_1= 2.194745 blp_2= 3.881859 blp_3= -nan
 n_activity=276171 dram_eff=0.4974 dram_eff_1=0.1072 dram_eff_2=0.3902 dram_eff_3=0
bk0: 3632a 238155i bk1: 3662a 237355i bk2: 3502a 230390i bk3: 3522a 231591i bk4: 4106a 182785i bk5: 3956a 186148i bk6: 4946a 181976i bk7: 4824a 187267i bk8: 4866a 183070i bk9: 4718a 186765i bk10: 4480a 189515i bk11: 4288a 191239i bk12: 3586a 234837i bk13: 3600a 236499i bk14: 3654a 235370i bk15: 3624a 236323i 
bw_dist = 0.098	0.356	0.000	0.459	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99821
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=186285 n_act=23034 n_pre=23018 n_req=34812 n_req_1=7506 n_req_2=27306 n_req_3=0 n_rd=63146 n_write=6997 bw_util=0.4422 bw_util_1=0.08491 bw_util_2=0.3573 bw_util_3=0 blp=5.387800 blp_1= 2.036879 blp_2= 3.861187 blp_3= -nan
 n_activity=273472 dram_eff=0.4891 dram_eff_1=0.09392 dram_eff_2=0.3952 dram_eff_3=0
bk0: 3648a 238369i bk1: 3622a 240612i bk2: 3336a 236542i bk3: 3406a 236415i bk4: 3998a 193889i bk5: 3932a 193621i bk6: 4510a 194124i bk7: 4542a 192252i bk8: 4514a 188608i bk9: 4622a 185763i bk10: 4150a 199855i bk11: 4302a 193429i bk12: 3688a 235097i bk13: 3622a 235821i bk14: 3634a 237375i bk15: 3620a 238443i 
bw_dist = 0.085	0.357	0.000	0.462	0.096
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.75432
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=184979 n_act=23231 n_pre=23217 n_req=35198 n_req_1=7992 n_req_2=27206 n_req_3=0 n_rd=64116 n_write=6937 bw_util=0.4479 bw_util_1=0.09167 bw_util_2=0.3562 bw_util_3=0 blp=5.547282 blp_1= 2.113887 blp_2= 3.925147 blp_3= -nan
 n_activity=275763 dram_eff=0.4913 dram_eff_1=0.1006 dram_eff_2=0.3907 dram_eff_3=0
bk0: 3578a 239138i bk1: 3536a 239432i bk2: 3422a 232589i bk3: 3530a 230324i bk4: 4008a 190070i bk5: 4002a 187061i bk6: 4630a 190964i bk7: 4908a 184701i bk8: 4694a 185684i bk9: 4824a 180351i bk10: 4202a 197240i bk11: 4322a 191796i bk12: 3618a 234707i bk13: 3568a 237194i bk14: 3626a 236545i bk15: 3648a 234992i 
bw_dist = 0.092	0.356	0.000	0.464	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67753
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=187052 n_act=22889 n_pre=22873 n_req=34508 n_req_1=7272 n_req_2=27236 n_req_3=0 n_rd=62720 n_write=6946 bw_util=0.4388 bw_util_1=0.08237 bw_util_2=0.3565 bw_util_3=0 blp=5.269513 blp_1= 2.042484 blp_2= 3.781733 blp_3= -nan
 n_activity=277150 dram_eff=0.4789 dram_eff_1=0.08989 dram_eff_2=0.3891 dram_eff_3=0
bk0: 3450a 243060i bk1: 3708a 236679i bk2: 3446a 234507i bk3: 3448a 236934i bk4: 4038a 195200i bk5: 4102a 189843i bk6: 4418a 195891i bk7: 4456a 192987i bk8: 4382a 193570i bk9: 4614a 186798i bk10: 4004a 200114i bk11: 4104a 197449i bk12: 3656a 238784i bk13: 3680a 238758i bk14: 3646a 238429i bk15: 3568a 239485i 
bw_dist = 0.082	0.356	0.000	0.477	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79656
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=183538 n_act=23567 n_pre=23551 n_req=35617 n_req_1=8434 n_req_2=27183 n_req_3=0 n_rd=64900 n_write=6924 bw_util=0.4535 bw_util_1=0.09745 bw_util_2=0.356 bw_util_3=0 blp=5.590104 blp_1= 2.184578 blp_2= 3.901206 blp_3= -nan
 n_activity=276236 dram_eff=0.4966 dram_eff_1=0.1067 dram_eff_2=0.3899 dram_eff_3=0
bk0: 3786a 235131i bk1: 3740a 235725i bk2: 3564a 228831i bk3: 3370a 235004i bk4: 4140a 184132i bk5: 4214a 186808i bk6: 4832a 186644i bk7: 4666a 189351i bk8: 4878a 182042i bk9: 4890a 181007i bk10: 4198a 193434i bk11: 4146a 195671i bk12: 3768a 232151i bk13: 3584a 237281i bk14: 3662a 234997i bk15: 3462a 237557i 
bw_dist = 0.097	0.356	0.000	0.460	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99072
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=186744 n_act=22960 n_pre=22945 n_req=34622 n_req_1=7411 n_req_2=27211 n_req_3=0 n_rd=62946 n_write=6885 bw_util=0.4403 bw_util_1=0.08387 bw_util_2=0.3565 bw_util_3=0 blp=5.293019 blp_1= 2.061610 blp_2= 3.799385 blp_3= -nan
 n_activity=275293 dram_eff=0.4838 dram_eff_1=0.09216 dram_eff_2=0.3917 dram_eff_3=0
bk0: 3538a 241384i bk1: 3644a 238639i bk2: 3458a 235467i bk3: 3470a 233328i bk4: 3992a 191698i bk5: 3976a 191307i bk6: 4550a 195014i bk7: 4494a 194760i bk8: 4534a 194082i bk9: 4534a 188648i bk10: 4198a 199904i bk11: 4108a 199699i bk12: 3604a 238558i bk13: 3636a 238655i bk14: 3644a 239237i bk15: 3566a 239717i 
bw_dist = 0.084	0.356	0.000	0.470	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.78006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33990, Miss = 16387, Miss_rate = 0.482, Pending_hits = 572, Reservation_fails = 13598
L2_cache_bank[1]: Access = 33222, Miss = 16098, Miss_rate = 0.485, Pending_hits = 577, Reservation_fails = 10907
L2_cache_bank[2]: Access = 32706, Miss = 15740, Miss_rate = 0.481, Pending_hits = 560, Reservation_fails = 5810
L2_cache_bank[3]: Access = 32575, Miss = 15837, Miss_rate = 0.486, Pending_hits = 511, Reservation_fails = 3267
L2_cache_bank[4]: Access = 33492, Miss = 15890, Miss_rate = 0.474, Pending_hits = 576, Reservation_fails = 8761
L2_cache_bank[5]: Access = 34832, Miss = 16171, Miss_rate = 0.464, Pending_hits = 579, Reservation_fails = 8278
L2_cache_bank[6]: Access = 32016, Miss = 15520, Miss_rate = 0.485, Pending_hits = 572, Reservation_fails = 4017
L2_cache_bank[7]: Access = 32712, Miss = 15840, Miss_rate = 0.484, Pending_hits = 531, Reservation_fails = 6497
L2_cache_bank[8]: Access = 33812, Miss = 16414, Miss_rate = 0.485, Pending_hits = 588, Reservation_fails = 12090
L2_cache_bank[9]: Access = 33426, Miss = 16037, Miss_rate = 0.480, Pending_hits = 601, Reservation_fails = 9638
L2_cache_bank[10]: Access = 32389, Miss = 15759, Miss_rate = 0.487, Pending_hits = 513, Reservation_fails = 3516
L2_cache_bank[11]: Access = 32453, Miss = 15716, Miss_rate = 0.484, Pending_hits = 577, Reservation_fails = 5972
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33990, Miss = 16387 (0.482), PendingHit = 572 (0.0168)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33222, Miss = 16098 (0.485), PendingHit = 577 (0.0174)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32706, Miss = 15740 (0.481), PendingHit = 560 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32575, Miss = 15837 (0.486), PendingHit = 511 (0.0157)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33492, Miss = 15890 (0.474), PendingHit = 576 (0.0172)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34832, Miss = 16171 (0.464), PendingHit = 579 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32016, Miss = 15520 (0.485), PendingHit = 572 (0.0179)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32712, Miss = 15840 (0.484), PendingHit = 531 (0.0162)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33812, Miss = 16414 (0.485), PendingHit = 588 (0.0174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33426, Miss = 16037 (0.48), PendingHit = 601 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32389, Miss = 15759 (0.487), PendingHit = 513 (0.0158)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32453, Miss = 15716 (0.484), PendingHit = 577 (0.0178)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.480
Stream 2: L2 Cache Miss Rate = 0.483
Stream 1: Accesses  = 184604
Stream 1: Misses  = 88558
Stream 2: Accesses  = 213021
Stream 2: Misses  = 102851
Stream 1+2: Accesses  = 397625
Stream 1+2: Misses  = 191409
Total Accesses  = 397625
MPKI-CORES
CORE_L2MPKI_0	16.406
CORE_L2MPKI_1	22.578
CORE_L2MPKI_2	15.474
CORE_L2MPKI_3	20.779
CORE_L2MPKI_4	16.364
CORE_L2MPKI_5	19.686
CORE_L2MPKI_6	16.315
CORE_L2MPKI_7	22.823
CORE_L2MPKI_8	15.456
CORE_L2MPKI_9	22.003
CORE_L2MPKI_10	2.443
CORE_L2MPKI_11	2.397
CORE_L2MPKI_12	2.552
CORE_L2MPKI_13	2.455
CORE_L2MPKI_14	2.604
CORE_L2MPKI_15	2.595
CORE_L2MPKI_16	2.446
CORE_L2MPKI_17	2.637
CORE_L2MPKI_18	2.374
CORE_L2MPKI_19	2.466
CORE_L2MPKI_20	2.418
CORE_L2MPKI_21	2.493
CORE_L2MPKI_22	2.454
CORE_L2MPKI_23	2.459
CORE_L2MPKI_24	2.419
CORE_L2MPKI_25	2.441
CORE_L2MPKI_26	2.392
CORE_L2MPKI_27	2.476
CORE_L2MPKI_28	2.432
CORE_L2MPKI_29	2.507
CORE_L2MPKI_30	2.611
CORE_L2MPKI_31	2.913
CORE_L2MPKI_32	2.673
CORE_L2MPKI_33	2.608
CORE_L2MPKI_34	2.769
CORE_L2MPKI_35	2.953
CORE_L2MPKI_36	2.589
CORE_L2MPKI_37	2.564
CORE_L2MPKI_38	2.592
CORE_L2MPKI_39	2.577
CORE_L2MPKI_40	2.655
CORE_L2MPKI_41	2.544
CORE_L2MPKI_42	2.526
CORE_L2MPKI_43	2.638
CORE_L2MPKI_44	2.566
CORE_L2MPKI_45	2.497
CORE_L2MPKI_46	2.739
CORE_L2MPKI_47	2.515
CORE_L2MPKI_48	2.556
CORE_L2MPKI_49	2.584
CORE_L2MPKI_50	2.587
CORE_L2MPKI_51	2.727
CORE_L2MPKI_52	2.496
CORE_L2MPKI_53	2.683
CORE_L2MPKI_54	2.571
CORE_L2MPKI_55	2.603
CORE_L2MPKI_56	2.851
CORE_L2MPKI_57	2.489
CORE_L2MPKI_58	2.578
CORE_L2MPKI_59	2.488
Avg_MPKI_Stream1= 7.912
Avg_MPKI_Stream2= 2.625
MISSES-CORES
CORE_MISSES_0	3338
CORE_MISSES_1	3278
CORE_MISSES_2	3244
CORE_MISSES_3	3223
CORE_MISSES_4	3374
CORE_MISSES_5	3135
CORE_MISSES_6	3271
CORE_MISSES_7	3261
CORE_MISSES_8	3059
CORE_MISSES_9	3094
CORE_MISSES_10	2639
CORE_MISSES_11	2081
CORE_MISSES_12	3037
CORE_MISSES_13	2114
CORE_MISSES_14	2501
CORE_MISSES_15	2442
CORE_MISSES_16	2820
CORE_MISSES_17	2321
CORE_MISSES_18	2353
CORE_MISSES_19	2436
CORE_MISSES_20	3146
CORE_MISSES_21	2839
CORE_MISSES_22	3339
CORE_MISSES_23	2831
CORE_MISSES_24	3437
CORE_MISSES_25	2835
CORE_MISSES_26	3356
CORE_MISSES_27	3045
CORE_MISSES_28	3477
CORE_MISSES_29	3232
CORE_MISSES_30	3803
CORE_MISSES_31	3238
CORE_MISSES_32	4021
CORE_MISSES_33	3255
CORE_MISSES_34	3329
CORE_MISSES_35	3199
CORE_MISSES_36	3912
CORE_MISSES_37	3106
CORE_MISSES_38	3669
CORE_MISSES_39	3251
CORE_MISSES_40	3582
CORE_MISSES_41	3322
CORE_MISSES_42	3689
CORE_MISSES_43	3208
CORE_MISSES_44	3665
CORE_MISSES_45	3407
CORE_MISSES_46	3505
CORE_MISSES_47	3565
CORE_MISSES_48	3736
CORE_MISSES_49	3187
CORE_MISSES_50	3816
CORE_MISSES_51	3003
CORE_MISSES_52	3589
CORE_MISSES_53	3023
CORE_MISSES_54	3599
CORE_MISSES_55	3134
CORE_MISSES_56	3624
CORE_MISSES_57	2972
CORE_MISSES_58	3508
CORE_MISSES_59	2934
L2_MISSES = 191409
L2_total_cache_accesses = 397625
L2_total_cache_misses = 191409
L2_total_cache_miss_rate = 0.4814
L2_total_cache_pending_hits = 6757
L2_total_cache_reservation_fails = 92351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 155301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2162
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 232
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3063
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 139972
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4367
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 18746
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 14937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 801
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1466
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1770483
icnt_total_pkts_simt_to_mem=465734
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      15.0448
gpu_ipc_2 =     263.5082
gpu_tot_sim_cycle_stream_1 = 229145
gpu_tot_sim_cycle_stream_2 = 229148
gpu_sim_insn_1 = 3447448
gpu_sim_insn_2 = 60382384
gpu_sim_cycle = 229152
gpu_sim_insn = 63829832
gpu_ipc =     278.5480
gpu_tot_sim_cycle = 229152
gpu_tot_sim_insn = 63829832
gpu_tot_ipc =     278.5480
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1023931
gpu_stall_icnt2sh    = 1849921
gpu_total_sim_rate=192839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1186830
	L1I_total_cache_misses = 9116
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 11412, Miss = 8233, Miss_rate = 0.721, Pending_hits = 816, Reservation_fails = 161652
	L1D_cache_core[1]: Access = 11202, Miss = 8221, Miss_rate = 0.734, Pending_hits = 769, Reservation_fails = 160472
	L1D_cache_core[2]: Access = 11210, Miss = 8224, Miss_rate = 0.734, Pending_hits = 791, Reservation_fails = 163865
	L1D_cache_core[3]: Access = 10090, Miss = 7685, Miss_rate = 0.762, Pending_hits = 786, Reservation_fails = 156481
	L1D_cache_core[4]: Access = 12256, Miss = 8700, Miss_rate = 0.710, Pending_hits = 868, Reservation_fails = 165733
	L1D_cache_core[5]: Access = 9663, Miss = 7427, Miss_rate = 0.769, Pending_hits = 774, Reservation_fails = 156198
	L1D_cache_core[6]: Access = 10998, Miss = 8008, Miss_rate = 0.728, Pending_hits = 811, Reservation_fails = 168709
	L1D_cache_core[7]: Access = 11033, Miss = 8017, Miss_rate = 0.727, Pending_hits = 854, Reservation_fails = 155687
	L1D_cache_core[8]: Access = 10153, Miss = 7605, Miss_rate = 0.749, Pending_hits = 787, Reservation_fails = 160485
	L1D_cache_core[9]: Access = 9899, Miss = 7559, Miss_rate = 0.764, Pending_hits = 708, Reservation_fails = 158809
	L1D_cache_core[10]: Access = 3804, Miss = 2935, Miss_rate = 0.772, Pending_hits = 174, Reservation_fails = 14425
	L1D_cache_core[11]: Access = 3066, Miss = 2404, Miss_rate = 0.784, Pending_hits = 113, Reservation_fails = 16702
	L1D_cache_core[12]: Access = 5398, Miss = 3821, Miss_rate = 0.708, Pending_hits = 220, Reservation_fails = 21688
	L1D_cache_core[13]: Access = 3731, Miss = 2692, Miss_rate = 0.722, Pending_hits = 143, Reservation_fails = 22614
	L1D_cache_core[14]: Access = 3533, Miss = 2657, Miss_rate = 0.752, Pending_hits = 182, Reservation_fails = 13176
	L1D_cache_core[15]: Access = 3878, Miss = 2905, Miss_rate = 0.749, Pending_hits = 101, Reservation_fails = 19422
	L1D_cache_core[16]: Access = 4504, Miss = 3370, Miss_rate = 0.748, Pending_hits = 200, Reservation_fails = 15998
	L1D_cache_core[17]: Access = 3487, Miss = 2624, Miss_rate = 0.753, Pending_hits = 128, Reservation_fails = 16708
	L1D_cache_core[18]: Access = 3233, Miss = 2578, Miss_rate = 0.797, Pending_hits = 168, Reservation_fails = 13506
	L1D_cache_core[19]: Access = 3696, Miss = 2849, Miss_rate = 0.771, Pending_hits = 133, Reservation_fails = 14708
	L1D_cache_core[20]: Access = 3198, Miss = 2959, Miss_rate = 0.925, Pending_hits = 114, Reservation_fails = 3612
	L1D_cache_core[21]: Access = 2678, Miss = 2596, Miss_rate = 0.969, Pending_hits = 60, Reservation_fails = 3612
	L1D_cache_core[22]: Access = 3427, Miss = 3131, Miss_rate = 0.914, Pending_hits = 120, Reservation_fails = 1317
	L1D_cache_core[23]: Access = 2712, Miss = 2653, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 2175
	L1D_cache_core[24]: Access = 3378, Miss = 3212, Miss_rate = 0.951, Pending_hits = 114, Reservation_fails = 326
	L1D_cache_core[25]: Access = 2720, Miss = 2678, Miss_rate = 0.985, Pending_hits = 42, Reservation_fails = 3078
	L1D_cache_core[26]: Access = 3308, Miss = 3146, Miss_rate = 0.951, Pending_hits = 96, Reservation_fails = 498
	L1D_cache_core[27]: Access = 2876, Miss = 2798, Miss_rate = 0.973, Pending_hits = 48, Reservation_fails = 3135
	L1D_cache_core[28]: Access = 3392, Miss = 3264, Miss_rate = 0.962, Pending_hits = 84, Reservation_fails = 1669
	L1D_cache_core[29]: Access = 3062, Miss = 2987, Miss_rate = 0.976, Pending_hits = 36, Reservation_fails = 3878
	L1D_cache_core[30]: Access = 3430, Miss = 3430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2000
	L1D_cache_core[31]: Access = 2601, Miss = 2601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3542
	L1D_cache_core[32]: Access = 3520, Miss = 3520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[33]: Access = 2940, Miss = 2940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4593
	L1D_cache_core[34]: Access = 2811, Miss = 2811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1967
	L1D_cache_core[35]: Access = 2553, Miss = 2553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491
	L1D_cache_core[36]: Access = 3531, Miss = 3531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 983
	L1D_cache_core[37]: Access = 2861, Miss = 2861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4151
	L1D_cache_core[38]: Access = 3336, Miss = 3336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1648
	L1D_cache_core[39]: Access = 2973, Miss = 2973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4775
	L1D_cache_core[40]: Access = 3175, Miss = 3175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[41]: Access = 3094, Miss = 3094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3561
	L1D_cache_core[42]: Access = 3438, Miss = 3438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[43]: Access = 2888, Miss = 2888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4980
	L1D_cache_core[44]: Access = 3352, Miss = 3352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725
	L1D_cache_core[45]: Access = 3192, Miss = 3192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1692
	L1D_cache_core[46]: Access = 3008, Miss = 3008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447
	L1D_cache_core[47]: Access = 3317, Miss = 3317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 463
	L1D_cache_core[48]: Access = 3467, Miss = 3467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2124
	L1D_cache_core[49]: Access = 2920, Miss = 2920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4517
	L1D_cache_core[50]: Access = 3461, Miss = 3461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1402
	L1D_cache_core[51]: Access = 2566, Miss = 2566, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3595
	L1D_cache_core[52]: Access = 3362, Miss = 3362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1290
	L1D_cache_core[53]: Access = 2686, Miss = 2686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5829
	L1D_cache_core[54]: Access = 3273, Miss = 3273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 557
	L1D_cache_core[55]: Access = 2817, Miss = 2817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[56]: Access = 2956, Miss = 2956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1717
	L1D_cache_core[57]: Access = 2781, Miss = 2781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4201
	L1D_cache_core[58]: Access = 3195, Miss = 3195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1300
	L1D_cache_core[59]: Access = 2786, Miss = 2786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4352
	L1D_total_cache_accesses = 269287
	L1D_total_cache_misses = 230228
	L1D_total_cache_miss_rate = 0.8550
	L1D_total_cache_pending_hits = 10264
	L1D_total_cache_reservation_fails = 1881918
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 124180
	L1C_total_cache_misses = 4928
	L1C_total_cache_miss_rate = 0.0397
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 64260
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 163085
	L1T_total_cache_miss_rate = 0.3777
	L1T_total_cache_pending_hits = 268735
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1164277
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119252
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4928
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 64260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 268735
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 163085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 717641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1177714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9116
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1375, 576, 576, 576, 576, 1021, 576, 1006, 1006, 472, 561, 1323, 561, 105, 576, 796, 576, 284, 524, 680, 589, 690, 522, 588, 589, 199, 576, 170, 576, 176, 476, 149, 505, 144, 476, 136, 847, 124, 430, 124, 778, 141, 307, 564, 294, 122, 524, 554, 
gpgpu_n_tot_thrd_icount = 71936640
gpgpu_n_tot_w_icount = 2248020
gpgpu_n_stall_shd_mem = 3628782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178223
gpgpu_n_mem_write_global = 53152
gpgpu_n_mem_texture = 163085
gpgpu_n_mem_const = 2531
gpgpu_n_load_insn  = 4566428
gpgpu_n_store_insn = 186128
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1123048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 64260
gpgpu_stall_shd_mem[c_mem][bk_conf] = 64260
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1942123
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4646293	W0_Idle:2963910	W0_Scoreboard:17639781	W1:109831	W2:38319	W3:30224	W4:26947	W5:21461	W6:10774	W7:5331	W8:1524	W9:541	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2003304
Warp Occupancy Distribution:
Stall:3787245	W0_Idle:2418204	W0_Scoreboard:6535562	W1:109831	W2:38319	W3:30224	W4:26947	W5:21461	W6:10774	W7:5331	W8:1524	W9:541	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:763157
Warp Occupancy Distribution:
Stall:859048	W0_Idle:545706	W0_Scoreboard:11104219	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1240147
warp_utilization0: 0.081760
warp_utilization1: 0.073322
warp_utilization2: 0.090198
traffic_breakdown_coretomem[CONST_ACC_R] = 20248 {8:2531,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1425784 {8:178223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2595872 {40:47397,72:1292,136:4463,}
traffic_breakdown_coretomem[INST_ACC_R] = 7280 {8:910,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1304680 {8:163085,}
traffic_breakdown_memtocore[CONST_ACC_R] = 182232 {72:2531,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24206504 {136:177989,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 423760 {8:52970,}
traffic_breakdown_memtocore[INST_ACC_R] = 123760 {136:910,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 22179560 {136:163085,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 574 
averagemflatency_1 = 638 
averagemflatency_2= 518 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3754 
max_icnt2sh_latency = 229151 
mrq_lat_table:98356 	4446 	5451 	10698 	26855 	28460 	25637 	15837 	4194 	332 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1885 	6135 	12293 	32893 	142014 	163993 	36632 	726 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65118 	16947 	23128 	42582 	69672 	96847 	72367 	10875 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19645 	284085 	38892 	975 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	23629 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	85 	369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        14        15        23        27        20        21        18        14        29        34        32        20        27        27 
dram[1]:        20        20        19        15        28        20        20        20        18        14        23        18        32        22        27        22 
dram[2]:        20        20        16        14        21        26        20        20        12        15        18        19        30        26        22        27 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        20        20        26 
dram[4]:        20        20        19        16        27        18        20        20        17        20        17        19        20        28        28        20 
dram[5]:        20        20        19        16        24        26        22        20        17        16        23        19        20        30        25        20 
maximum service time to same row:
dram[0]:      6563      9720      3260      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      3737      3383     11494      8697 
dram[2]:     13214     13354      3577      4184      3497      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3458      3879      3704      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3462      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.403628  1.392725  1.574759  1.604878  1.653846  1.667750  1.545161  1.612978  1.686209  1.727487  1.692261  1.691436  1.495161  1.515523  1.454618  1.444976 
dram[1]:  1.410431  1.428462  1.613151  1.626065  1.658301  1.637785  1.590664  1.599164  1.643804  1.658495  1.684720  1.721767  1.535052  1.488000  1.446656  1.437649 
dram[2]:  1.388636  1.408527  1.579378  1.605863  1.684005  1.686223  1.573106  1.611490  1.647092  1.688515  1.692702  1.716886  1.517886  1.546531  1.429811  1.441897 
dram[3]:  1.418605  1.400294  1.576078  1.645904  1.616199  1.675539  1.561255  1.578437  1.695519  1.667622  1.713329  1.711272  1.511236  1.481393  1.406636  1.485429 
dram[4]:  1.369611  1.403214  1.600480  1.639725  1.721905  1.650371  1.550138  1.639007  1.679192  1.655172  1.653100  1.738636  1.479024  1.512417  1.419380  1.428218 
dram[5]:  1.412773  1.387407  1.567961  1.584890  1.660908  1.692862  1.563936  1.573830  1.663114  1.672131  1.667932  1.738255  1.538462  1.478400  1.464630  1.442557 
average row locality = 220268/139267 = 1.581624
average row locality_1 = 115093/69066 = 1.666421
average row locality_2 = 105175/70201 = 1.498198
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1816      1831      1751      1761      2053      1978      2473      2412      2433      2359      2240      2144      1793      1800      1827      1812 
dram[1]:      1824      1811      1668      1703      1999      1966      2255      2271      2257      2311      2075      2151      1844      1811      1817      1810 
dram[2]:      1789      1768      1711      1765      2004      2001      2315      2454      2347      2413      2101      2161      1809      1784      1813      1824 
dram[3]:      1725      1854      1723      1724      2019      2051      2209      2228      2191      2307      2002      2052      1828      1840      1823      1784 
dram[4]:      1893      1870      1782      1685      2070      2107      2416      2333      2439      2446      2099      2073      1884      1792      1831      1731 
dram[5]:      1769      1822      1729      1735      1996      1988      2275      2247      2267      2269      2099      2054      1802      1818      1822      1783 
total reads: 191401
bank skew: 2473/1668 = 1.48
chip skew: 32483/31360 = 1.04
number of total write accesses:
dram[0]:        41        45       208       213       613       587       401       372       587       576       559       542        61        55         0         0 
dram[1]:        42        46       221       206       578       548       403       406       595       598       538       578        61        49         0         0 
dram[2]:        44        49       219       207       586       557       364       379       570       602       543       574        58        44         0         0 
dram[3]:        44        49       214       205       575       593       378       378       571       603       556       544        55        31         0         0 
dram[4]:        45        51       217       222       642       560       382       373       555       578       541       528        55        35         0         0 
dram[5]:        45        51       209       216       600       597       379       375       542       588       538       536        58        30         0         0 
total reads: 28869
min_bank_accesses = 0!
chip skew: 4869/4764 = 1.02
average mf latency per bank:
dram[0]:        884       753       739       662      1121      1069      1430      1189      1178      1003      1331      1208      1498      1311      1090       925
dram[1]:        704       613       640       610       976       974      1109      1067       956       910      1233      1141      1312      1211       814       763
dram[2]:        781       788       692       710      1111      1175      1231      1309      1020      1080      1362      1349      1432      2246       968       991
dram[3]:        624       684       593       635       970       974      1029      1145       877       964      1105      1216      1197      1257       803       781
dram[4]:        869       766       724       653      1142      1028      1308      1251      1137       999      1401      1182      1541      1285      1071       934
dram[5]:        606       634       595       622       967       960      1069      1142       896       950      1131      1152      1179      1217       760       784
maximum mf latency per bank:
dram[0]:       2451      2728      3227      2673      4210      3757      4179      3621      2246      2092      2964      2513      3528      2952      2753      1899
dram[1]:       2425      3435      3484      2981      2859      3343      2143      3721      2132      2342      2903      3269      3926      3563      2036      3496
dram[2]:       3356      1916      3034      3035      2904      3871      4080      2486      2774      3686      3044      2926      2719      3074      2552      2287
dram[3]:       3174      2422      3106      2882      3150      2816      2214      2540      3537      2521      2582      2960      3516      3871      3421      1890
dram[4]:       3077      2913      3141      2882      3428      2544      3784      2319      3409      2419      4431      3618      3430      3238      2925      3177
dram[5]:       3344      2552      2914      2898      2739      3704      1963      2537      2523      3188      2717      2908      3184      2184      2008      2502
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=183350 n_act=23587 n_pre=23571 n_req=35702 n_req_1=8503 n_req_2=27199 n_req_3=0 n_rd=64966 n_write=7006 bw_util=0.4542 bw_util_1=0.09791 bw_util_2=0.3563 bw_util_3=0 blp=5.611659 blp_1= 2.194745 blp_2= 3.881859 blp_3= -nan
 n_activity=276171 dram_eff=0.4974 dram_eff_1=0.1072 dram_eff_2=0.3902 dram_eff_3=0
bk0: 3632a 238155i bk1: 3662a 237355i bk2: 3502a 230390i bk3: 3522a 231591i bk4: 4106a 182785i bk5: 3956a 186148i bk6: 4946a 181976i bk7: 4824a 187267i bk8: 4866a 183070i bk9: 4718a 186765i bk10: 4480a 189515i bk11: 4288a 191239i bk12: 3586a 234837i bk13: 3600a 236499i bk14: 3654a 235370i bk15: 3624a 236323i 
bw_dist = 0.098	0.356	0.000	0.459	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99821
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=186285 n_act=23034 n_pre=23018 n_req=34812 n_req_1=7506 n_req_2=27306 n_req_3=0 n_rd=63146 n_write=6997 bw_util=0.4422 bw_util_1=0.08491 bw_util_2=0.3573 bw_util_3=0 blp=5.387800 blp_1= 2.036879 blp_2= 3.861187 blp_3= -nan
 n_activity=273472 dram_eff=0.4891 dram_eff_1=0.09392 dram_eff_2=0.3952 dram_eff_3=0
bk0: 3648a 238369i bk1: 3622a 240612i bk2: 3336a 236542i bk3: 3406a 236415i bk4: 3998a 193889i bk5: 3932a 193621i bk6: 4510a 194124i bk7: 4542a 192252i bk8: 4514a 188608i bk9: 4622a 185763i bk10: 4150a 199855i bk11: 4302a 193429i bk12: 3688a 235097i bk13: 3622a 235821i bk14: 3634a 237375i bk15: 3620a 238443i 
bw_dist = 0.085	0.357	0.000	0.462	0.096
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.75432
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=184979 n_act=23231 n_pre=23217 n_req=35198 n_req_1=7992 n_req_2=27206 n_req_3=0 n_rd=64116 n_write=6937 bw_util=0.4479 bw_util_1=0.09167 bw_util_2=0.3562 bw_util_3=0 blp=5.547282 blp_1= 2.113887 blp_2= 3.925147 blp_3= -nan
 n_activity=275763 dram_eff=0.4913 dram_eff_1=0.1006 dram_eff_2=0.3907 dram_eff_3=0
bk0: 3578a 239138i bk1: 3536a 239432i bk2: 3422a 232589i bk3: 3530a 230324i bk4: 4008a 190070i bk5: 4002a 187061i bk6: 4630a 190964i bk7: 4908a 184701i bk8: 4694a 185684i bk9: 4824a 180351i bk10: 4202a 197240i bk11: 4322a 191796i bk12: 3618a 234707i bk13: 3568a 237194i bk14: 3626a 236545i bk15: 3648a 234992i 
bw_dist = 0.092	0.356	0.000	0.464	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67753
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=187052 n_act=22889 n_pre=22873 n_req=34508 n_req_1=7272 n_req_2=27236 n_req_3=0 n_rd=62720 n_write=6946 bw_util=0.4388 bw_util_1=0.08237 bw_util_2=0.3565 bw_util_3=0 blp=5.269513 blp_1= 2.042484 blp_2= 3.781733 blp_3= -nan
 n_activity=277150 dram_eff=0.4789 dram_eff_1=0.08989 dram_eff_2=0.3891 dram_eff_3=0
bk0: 3450a 243060i bk1: 3708a 236679i bk2: 3446a 234507i bk3: 3448a 236934i bk4: 4038a 195200i bk5: 4102a 189843i bk6: 4418a 195891i bk7: 4456a 192987i bk8: 4382a 193570i bk9: 4614a 186798i bk10: 4004a 200114i bk11: 4104a 197449i bk12: 3656a 238784i bk13: 3680a 238758i bk14: 3646a 238429i bk15: 3568a 239485i 
bw_dist = 0.082	0.356	0.000	0.477	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79656
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=183538 n_act=23567 n_pre=23551 n_req=35617 n_req_1=8434 n_req_2=27183 n_req_3=0 n_rd=64900 n_write=6924 bw_util=0.4535 bw_util_1=0.09745 bw_util_2=0.356 bw_util_3=0 blp=5.590104 blp_1= 2.184578 blp_2= 3.901206 blp_3= -nan
 n_activity=276236 dram_eff=0.4966 dram_eff_1=0.1067 dram_eff_2=0.3899 dram_eff_3=0
bk0: 3786a 235131i bk1: 3740a 235725i bk2: 3564a 228831i bk3: 3370a 235004i bk4: 4140a 184132i bk5: 4214a 186808i bk6: 4832a 186644i bk7: 4666a 189351i bk8: 4878a 182042i bk9: 4890a 181007i bk10: 4198a 193434i bk11: 4146a 195671i bk12: 3768a 232151i bk13: 3584a 237281i bk14: 3662a 234997i bk15: 3462a 237557i 
bw_dist = 0.097	0.356	0.000	0.460	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99072
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302480 n_nop=186744 n_act=22960 n_pre=22945 n_req=34622 n_req_1=7411 n_req_2=27211 n_req_3=0 n_rd=62946 n_write=6885 bw_util=0.4403 bw_util_1=0.08387 bw_util_2=0.3565 bw_util_3=0 blp=5.293019 blp_1= 2.061610 blp_2= 3.799385 blp_3= -nan
 n_activity=275293 dram_eff=0.4838 dram_eff_1=0.09216 dram_eff_2=0.3917 dram_eff_3=0
bk0: 3538a 241384i bk1: 3644a 238639i bk2: 3458a 235467i bk3: 3470a 233328i bk4: 3992a 191698i bk5: 3976a 191307i bk6: 4550a 195014i bk7: 4494a 194760i bk8: 4534a 194082i bk9: 4534a 188648i bk10: 4198a 199904i bk11: 4108a 199699i bk12: 3604a 238558i bk13: 3636a 238655i bk14: 3644a 239237i bk15: 3566a 239717i 
bw_dist = 0.084	0.356	0.000	0.470	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.78006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33990, Miss = 16387, Miss_rate = 0.482, Pending_hits = 572, Reservation_fails = 13598
L2_cache_bank[1]: Access = 33222, Miss = 16098, Miss_rate = 0.485, Pending_hits = 577, Reservation_fails = 10907
L2_cache_bank[2]: Access = 32706, Miss = 15740, Miss_rate = 0.481, Pending_hits = 560, Reservation_fails = 5810
L2_cache_bank[3]: Access = 32575, Miss = 15837, Miss_rate = 0.486, Pending_hits = 511, Reservation_fails = 3267
L2_cache_bank[4]: Access = 33492, Miss = 15890, Miss_rate = 0.474, Pending_hits = 576, Reservation_fails = 8761
L2_cache_bank[5]: Access = 34832, Miss = 16171, Miss_rate = 0.464, Pending_hits = 579, Reservation_fails = 8278
L2_cache_bank[6]: Access = 32016, Miss = 15520, Miss_rate = 0.485, Pending_hits = 572, Reservation_fails = 4017
L2_cache_bank[7]: Access = 32712, Miss = 15840, Miss_rate = 0.484, Pending_hits = 531, Reservation_fails = 6497
L2_cache_bank[8]: Access = 33812, Miss = 16414, Miss_rate = 0.485, Pending_hits = 588, Reservation_fails = 12090
L2_cache_bank[9]: Access = 33426, Miss = 16037, Miss_rate = 0.480, Pending_hits = 601, Reservation_fails = 9638
L2_cache_bank[10]: Access = 32389, Miss = 15759, Miss_rate = 0.487, Pending_hits = 513, Reservation_fails = 3516
L2_cache_bank[11]: Access = 32453, Miss = 15716, Miss_rate = 0.484, Pending_hits = 577, Reservation_fails = 5972
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33990, Miss = 16387 (0.482), PendingHit = 572 (0.0168)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33222, Miss = 16098 (0.485), PendingHit = 577 (0.0174)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32706, Miss = 15740 (0.481), PendingHit = 560 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32575, Miss = 15837 (0.486), PendingHit = 511 (0.0157)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33492, Miss = 15890 (0.474), PendingHit = 576 (0.0172)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34832, Miss = 16171 (0.464), PendingHit = 579 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32016, Miss = 15520 (0.485), PendingHit = 572 (0.0179)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32712, Miss = 15840 (0.484), PendingHit = 531 (0.0162)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33812, Miss = 16414 (0.485), PendingHit = 588 (0.0174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33426, Miss = 16037 (0.48), PendingHit = 601 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32389, Miss = 15759 (0.487), PendingHit = 513 (0.0158)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32453, Miss = 15716 (0.484), PendingHit = 577 (0.0178)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.480
Stream 2: L2 Cache Miss Rate = 0.483
Stream 1: Accesses  = 184604
Stream 1: Misses  = 88558
Stream 2: Accesses  = 213021
Stream 2: Misses  = 102851
Stream 1+2: Accesses  = 397625
Stream 1+2: Misses  = 191409
Total Accesses  = 397625
MPKI-CORES
CORE_L2MPKI_0	16.406
CORE_L2MPKI_1	22.578
CORE_L2MPKI_2	15.474
CORE_L2MPKI_3	20.779
CORE_L2MPKI_4	16.364
CORE_L2MPKI_5	19.686
CORE_L2MPKI_6	16.315
CORE_L2MPKI_7	22.823
CORE_L2MPKI_8	15.456
CORE_L2MPKI_9	22.003
CORE_L2MPKI_10	2.443
CORE_L2MPKI_11	2.397
CORE_L2MPKI_12	2.552
CORE_L2MPKI_13	2.455
CORE_L2MPKI_14	2.604
CORE_L2MPKI_15	2.595
CORE_L2MPKI_16	2.446
CORE_L2MPKI_17	2.637
CORE_L2MPKI_18	2.374
CORE_L2MPKI_19	2.466
CORE_L2MPKI_20	2.418
CORE_L2MPKI_21	2.493
CORE_L2MPKI_22	2.454
CORE_L2MPKI_23	2.459
CORE_L2MPKI_24	2.419
CORE_L2MPKI_25	2.441
CORE_L2MPKI_26	2.392
CORE_L2MPKI_27	2.476
CORE_L2MPKI_28	2.432
CORE_L2MPKI_29	2.507
CORE_L2MPKI_30	2.611
CORE_L2MPKI_31	2.913
CORE_L2MPKI_32	2.673
CORE_L2MPKI_33	2.608
CORE_L2MPKI_34	2.769
CORE_L2MPKI_35	2.953
CORE_L2MPKI_36	2.589
CORE_L2MPKI_37	2.564
CORE_L2MPKI_38	2.592
CORE_L2MPKI_39	2.577
CORE_L2MPKI_40	2.655
CORE_L2MPKI_41	2.544
CORE_L2MPKI_42	2.526
CORE_L2MPKI_43	2.638
CORE_L2MPKI_44	2.566
CORE_L2MPKI_45	2.497
CORE_L2MPKI_46	2.739
CORE_L2MPKI_47	2.515
CORE_L2MPKI_48	2.556
CORE_L2MPKI_49	2.584
CORE_L2MPKI_50	2.587
CORE_L2MPKI_51	2.727
CORE_L2MPKI_52	2.496
CORE_L2MPKI_53	2.683
CORE_L2MPKI_54	2.571
CORE_L2MPKI_55	2.603
CORE_L2MPKI_56	2.851
CORE_L2MPKI_57	2.489
CORE_L2MPKI_58	2.578
CORE_L2MPKI_59	2.488
Avg_MPKI_Stream1= 7.912
Avg_MPKI_Stream2= 2.625
MISSES-CORES
CORE_MISSES_0	3338
CORE_MISSES_1	3278
CORE_MISSES_2	3244
CORE_MISSES_3	3223
CORE_MISSES_4	3374
CORE_MISSES_5	3135
CORE_MISSES_6	3271
CORE_MISSES_7	3261
CORE_MISSES_8	3059
CORE_MISSES_9	3094
CORE_MISSES_10	2639
CORE_MISSES_11	2081
CORE_MISSES_12	3037
CORE_MISSES_13	2114
CORE_MISSES_14	2501
CORE_MISSES_15	2442
CORE_MISSES_16	2820
CORE_MISSES_17	2321
CORE_MISSES_18	2353
CORE_MISSES_19	2436
CORE_MISSES_20	3146
CORE_MISSES_21	2839
CORE_MISSES_22	3339
CORE_MISSES_23	2831
CORE_MISSES_24	3437
CORE_MISSES_25	2835
CORE_MISSES_26	3356
CORE_MISSES_27	3045
CORE_MISSES_28	3477
CORE_MISSES_29	3232
CORE_MISSES_30	3803
CORE_MISSES_31	3238
CORE_MISSES_32	4021
CORE_MISSES_33	3255
CORE_MISSES_34	3329
CORE_MISSES_35	3199
CORE_MISSES_36	3912
CORE_MISSES_37	3106
CORE_MISSES_38	3669
CORE_MISSES_39	3251
CORE_MISSES_40	3582
CORE_MISSES_41	3322
CORE_MISSES_42	3689
CORE_MISSES_43	3208
CORE_MISSES_44	3665
CORE_MISSES_45	3407
CORE_MISSES_46	3505
CORE_MISSES_47	3565
CORE_MISSES_48	3736
CORE_MISSES_49	3187
CORE_MISSES_50	3816
CORE_MISSES_51	3003
CORE_MISSES_52	3589
CORE_MISSES_53	3023
CORE_MISSES_54	3599
CORE_MISSES_55	3134
CORE_MISSES_56	3624
CORE_MISSES_57	2972
CORE_MISSES_58	3508
CORE_MISSES_59	2934
L2_MISSES = 191409
L2_total_cache_accesses = 397625
L2_total_cache_misses = 191409
L2_total_cache_miss_rate = 0.4814
L2_total_cache_pending_hits = 6757
L2_total_cache_reservation_fails = 92351
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 155301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2162
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 232
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3063
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 139972
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4367
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 18746
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 14937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 801
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1466
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1770483
icnt_total_pkts_simt_to_mem=465734
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      11.3836
gpu_ipc_2 =     265.6081
gpu_tot_sim_cycle_stream_1 = 341458
gpu_tot_sim_cycle_stream_2 = 340927
gpu_sim_insn_1 = 3887029
gpu_sim_insn_2 = 90552976
gpu_sim_cycle = 341465
gpu_sim_insn = 94440005
gpu_ipc =     276.5730
gpu_tot_sim_cycle = 341465
gpu_tot_sim_insn = 94440005
gpu_tot_ipc =     276.5730
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1635320
gpu_stall_icnt2sh    = 2824080
gpu_total_sim_rate=195123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1742383
	L1I_total_cache_misses = 10886
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 18293, Miss = 13583, Miss_rate = 0.743, Pending_hits = 1236, Reservation_fails = 265926
	L1D_cache_core[1]: Access = 18176, Miss = 13473, Miss_rate = 0.741, Pending_hits = 1217, Reservation_fails = 264094
	L1D_cache_core[2]: Access = 17925, Miss = 13409, Miss_rate = 0.748, Pending_hits = 1219, Reservation_fails = 268032
	L1D_cache_core[3]: Access = 17121, Miss = 13176, Miss_rate = 0.770, Pending_hits = 1227, Reservation_fails = 260402
	L1D_cache_core[4]: Access = 18853, Miss = 13770, Miss_rate = 0.730, Pending_hits = 1292, Reservation_fails = 270298
	L1D_cache_core[5]: Access = 16815, Miss = 12710, Miss_rate = 0.756, Pending_hits = 1240, Reservation_fails = 256628
	L1D_cache_core[6]: Access = 17457, Miss = 13092, Miss_rate = 0.750, Pending_hits = 1196, Reservation_fails = 273583
	L1D_cache_core[7]: Access = 18231, Miss = 13403, Miss_rate = 0.735, Pending_hits = 1329, Reservation_fails = 258670
	L1D_cache_core[8]: Access = 17119, Miss = 12775, Miss_rate = 0.746, Pending_hits = 1232, Reservation_fails = 263426
	L1D_cache_core[9]: Access = 16297, Miss = 12379, Miss_rate = 0.760, Pending_hits = 1071, Reservation_fails = 263206
	L1D_cache_core[10]: Access = 5473, Miss = 4604, Miss_rate = 0.841, Pending_hits = 174, Reservation_fails = 14679
	L1D_cache_core[11]: Access = 4632, Miss = 3970, Miss_rate = 0.857, Pending_hits = 113, Reservation_fails = 17527
	L1D_cache_core[12]: Access = 7207, Miss = 5630, Miss_rate = 0.781, Pending_hits = 220, Reservation_fails = 21722
	L1D_cache_core[13]: Access = 5282, Miss = 4243, Miss_rate = 0.803, Pending_hits = 143, Reservation_fails = 23974
	L1D_cache_core[14]: Access = 5265, Miss = 4389, Miss_rate = 0.834, Pending_hits = 182, Reservation_fails = 13802
	L1D_cache_core[15]: Access = 5295, Miss = 4322, Miss_rate = 0.816, Pending_hits = 101, Reservation_fails = 20560
	L1D_cache_core[16]: Access = 6222, Miss = 5088, Miss_rate = 0.818, Pending_hits = 200, Reservation_fails = 16053
	L1D_cache_core[17]: Access = 4870, Miss = 4007, Miss_rate = 0.823, Pending_hits = 128, Reservation_fails = 18648
	L1D_cache_core[18]: Access = 4905, Miss = 4250, Miss_rate = 0.866, Pending_hits = 168, Reservation_fails = 13506
	L1D_cache_core[19]: Access = 5079, Miss = 4232, Miss_rate = 0.833, Pending_hits = 133, Reservation_fails = 15278
	L1D_cache_core[20]: Access = 4805, Miss = 4566, Miss_rate = 0.950, Pending_hits = 114, Reservation_fails = 3716
	L1D_cache_core[21]: Access = 4215, Miss = 4133, Miss_rate = 0.981, Pending_hits = 60, Reservation_fails = 5084
	L1D_cache_core[22]: Access = 5015, Miss = 4719, Miss_rate = 0.941, Pending_hits = 120, Reservation_fails = 1815
	L1D_cache_core[23]: Access = 4094, Miss = 4035, Miss_rate = 0.986, Pending_hits = 24, Reservation_fails = 3869
	L1D_cache_core[24]: Access = 5186, Miss = 5020, Miss_rate = 0.968, Pending_hits = 114, Reservation_fails = 416
	L1D_cache_core[25]: Access = 3995, Miss = 3953, Miss_rate = 0.989, Pending_hits = 42, Reservation_fails = 6172
	L1D_cache_core[26]: Access = 5014, Miss = 4852, Miss_rate = 0.968, Pending_hits = 96, Reservation_fails = 846
	L1D_cache_core[27]: Access = 4428, Miss = 4350, Miss_rate = 0.982, Pending_hits = 48, Reservation_fails = 3728
	L1D_cache_core[28]: Access = 4816, Miss = 4688, Miss_rate = 0.973, Pending_hits = 84, Reservation_fails = 3023
	L1D_cache_core[29]: Access = 4179, Miss = 4104, Miss_rate = 0.982, Pending_hits = 36, Reservation_fails = 6794
	L1D_cache_core[30]: Access = 4958, Miss = 4958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[31]: Access = 3913, Miss = 3913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5117
	L1D_cache_core[32]: Access = 5082, Miss = 5082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[33]: Access = 4121, Miss = 4121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6061
	L1D_cache_core[34]: Access = 4042, Miss = 4042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4240
	L1D_cache_core[35]: Access = 3671, Miss = 3671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7524
	L1D_cache_core[36]: Access = 4640, Miss = 4640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3068
	L1D_cache_core[37]: Access = 4164, Miss = 4164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5943
	L1D_cache_core[38]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2532
	L1D_cache_core[39]: Access = 4090, Miss = 4090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7046
	L1D_cache_core[40]: Access = 4827, Miss = 4827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827
	L1D_cache_core[41]: Access = 4232, Miss = 4232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293
	L1D_cache_core[42]: Access = 4693, Miss = 4693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2383
	L1D_cache_core[43]: Access = 4004, Miss = 4004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6834
	L1D_cache_core[44]: Access = 4817, Miss = 4817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[45]: Access = 4329, Miss = 4329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4022
	L1D_cache_core[46]: Access = 4523, Miss = 4523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296
	L1D_cache_core[47]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572
	L1D_cache_core[48]: Access = 4939, Miss = 4939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3018
	L1D_cache_core[49]: Access = 4206, Miss = 4206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5929
	L1D_cache_core[50]: Access = 4773, Miss = 4773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2680
	L1D_cache_core[51]: Access = 3683, Miss = 3683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5470
	L1D_cache_core[52]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1735
	L1D_cache_core[53]: Access = 3957, Miss = 3957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7962
	L1D_cache_core[54]: Access = 4815, Miss = 4815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[55]: Access = 4154, Miss = 4154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7251
	L1D_cache_core[56]: Access = 4484, Miss = 4484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[57]: Access = 4120, Miss = 4120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7511
	L1D_cache_core[58]: Access = 4471, Miss = 4471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3315
	L1D_cache_core[59]: Access = 4167, Miss = 4167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5550
	L1D_total_cache_accesses = 408547
	L1D_total_cache_misses = 353208
	L1D_total_cache_miss_rate = 0.8645
	L1D_total_cache_pending_hits = 14559
	L1D_total_cache_reservation_fails = 2981814
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 177461
	L1C_total_cache_misses = 6214
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 99451
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 244714
	L1T_total_cache_miss_rate = 0.3778
	L1T_total_cache_pending_hits = 403016
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1922744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171247
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6214
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99451
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 403016
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 244714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1059070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1731497
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10886
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1696, 679, 1001, 643, 923, 1088, 906, 1054, 1327, 597, 888, 1544, 856, 134, 850, 1080, 605, 569, 555, 986, 614, 1012, 544, 956, 609, 578, 596, 580, 591, 593, 592, 565, 589, 505, 576, 450, 1019, 445, 576, 378, 1008, 391, 589, 761, 576, 284, 524, 676, 
gpgpu_n_tot_thrd_icount = 105902592
gpgpu_n_tot_w_icount = 3309456
gpgpu_n_stall_shd_mem = 5710743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 272662
gpgpu_n_mem_write_global = 81930
gpgpu_n_mem_texture = 244714
gpgpu_n_mem_const = 3499
gpgpu_n_load_insn  = 6765459
gpgpu_n_store_insn = 276130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1490175
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 99451
gpgpu_stall_shd_mem[c_mem][bk_conf] = 99451
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3084727
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7065143	W0_Idle:3527572	W0_Scoreboard:27073384	W1:125410	W2:62912	W3:52787	W4:44464	W5:34638	W6:16776	W7:8949	W8:2840	W9:932	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959993
Warp Occupancy Distribution:
Stall:5683362	W0_Idle:2624054	W0_Scoreboard:10648241	W1:125410	W2:62912	W3:52787	W4:44464	W5:34638	W6:16776	W7:8949	W8:2840	W9:932	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182535
Warp Occupancy Distribution:
Stall:1381781	W0_Idle:903518	W0_Scoreboard:16425143	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1777458
warp_utilization0: 0.080772
warp_utilization1: 0.074788
warp_utilization2: 0.086756
traffic_breakdown_coretomem[CONST_ACC_R] = 27992 {8:3499,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2181296 {8:272662,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3981904 {40:73296,72:1940,136:6694,}
traffic_breakdown_coretomem[INST_ACC_R] = 9440 {8:1180,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1957712 {8:244714,}
traffic_breakdown_memtocore[CONST_ACC_R] = 251928 {72:3499,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37045584 {136:272394,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 653800 {8:81725,}
traffic_breakdown_memtocore[INST_ACC_R] = 160480 {136:1180,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 33281104 {136:244714,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 589 
averagemflatency_1 = 641 
averagemflatency_2= 539 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3754 
max_icnt2sh_latency = 341464 
mrq_lat_table:146318 	6657 	8102 	16119 	41019 	44136 	40097 	23914 	6059 	518 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2448 	8187 	17241 	47670 	205211 	261561 	58955 	1054 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88250 	24496 	34113 	64788 	106398 	150922 	118238 	16288 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26330 	437652 	55330 	1287 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	22454 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	112 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        14        15        23        27        20        21        18        14        29        34        32        20        27        27 
dram[1]:        20        20        19        15        28        20        21        20        18        14        25        18        32        22        27        22 
dram[2]:        20        20        16        14        22        26        20        20        12        15        18        19        30        26        31        30 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        22        21        26 
dram[4]:        20        20        19        16        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        17        16        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3260      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4184      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3796      3879      3704      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3722      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.408905  1.407688  1.566193  1.567671  1.633164  1.627502  1.551903  1.605694  1.674237  1.696970  1.686822  1.663585  1.453908  1.470649  1.436044  1.407617 
dram[1]:  1.414707  1.444328  1.565583  1.567778  1.636012  1.620479  1.593870  1.584461  1.653903  1.672853  1.657789  1.707218  1.484351  1.442406  1.441983  1.427979 
dram[2]:  1.375000  1.408238  1.561667  1.560022  1.666080  1.650399  1.565728  1.604314  1.648618  1.674926  1.688458  1.698776  1.475728  1.488310  1.426409  1.440552 
dram[3]:  1.396275  1.407611  1.545013  1.600451  1.649547  1.652007  1.563483  1.561942  1.673346  1.678940  1.687864  1.699133  1.473471  1.457172  1.404352  1.457052 
dram[4]:  1.389756  1.400699  1.573034  1.598398  1.679076  1.615033  1.565250  1.601685  1.650504  1.634637  1.636507  1.720182  1.452274  1.468668  1.413634  1.412234 
dram[5]:  1.403956  1.421891  1.548300  1.568692  1.637409  1.657838  1.557019  1.572581  1.650621  1.654679  1.662589  1.717337  1.498406  1.460616  1.427540  1.445635 
average row locality = 332941/212590 = 1.566118
average row locality_1 = 183269/111615 = 1.641975
average row locality_2 = 149672/100975 = 1.482268
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2670      2694      2572      2572      2972      2896      3599      3524      3564      3425      3432      3275      2799      2737      2773      2735 
dram[1]:      2745      2663      2502      2544      2952      2908      3545      3497      3503      3651      3243      3314      2800      2755      2734      2756 
dram[2]:      2690      2610      2517      2591      2931      2907      3441      3514      3495      3583      3285      3266      2794      2746      2733      2714 
dram[3]:      2615      2719      2563      2557      2966      3001      3484      3443      3507      3629      3165      3230      2830      2773      2775      2748 
dram[4]:      2767      2712      2630      2491      3001      3079      3573      3411      3545      3584      3271      3283      2815      2731      2758      2655 
dram[5]:      2612      2672      2576      2574      2954      2952      3550      3506      3534      3580      3315      3210      2728      2753      2768      2699 
total reads: 288462
bank skew: 3651/2491 = 1.47
chip skew: 48306/47817 = 1.01
number of total write accesses:
dram[0]:        83        89       291       289       879       844       602       593       933       887       920       864       103        94         0         0 
dram[1]:        83        87       291       278       855       811       615       602       946       946       865       896        93        75         0         0 
dram[2]:        82        91       294       281       856       813       561       577       920       946       899       896        94        55         0         0 
dram[3]:        84        92       303       279       856       868       592       579       919       931       896       887        86        51         0         0 
dram[4]:        82        95       310       303       923       810       589       582       880       890       871       885        91        58         0         0 
dram[5]:        85        95       293       292       889       866       587       589       855       929       898       891        92        47         0         0 
total reads: 44479
min_bank_accesses = 0!
chip skew: 7471/7365 = 1.01
average mf latency per bank:
dram[0]:        825       737       722       669      1133      1108      1427      1215      1180      1078      1285      1237      1450      1359      1011       912
dram[1]:        723       629       663       638      1050      1041      1226      1142      1063      1016      1272      1173      1372      1274       846       762
dram[2]:        779       747       698       689      1183      1144      1285      1264      1084      1069      1334      1258      1437      1921       977       926
dram[3]:        648       727       622       677      1047      1142      1153      1274       994      1102      1183      1267      1274      1355       799       840
dram[4]:        790       742       695       656      1128      1124      1275      1269      1120      1071      1305      1199      1447      1304       980       918
dram[5]:        641       665       649       659      1069      1057      1163      1198      1035      1072      1212      1207      1283      1306       801       782
maximum mf latency per bank:
dram[0]:       2451      2728      3314      3147      4210      3757      4179      3621      3868      2317      2964      3784      3528      2998      2753      2644
dram[1]:       2425      3435      3484      2981      3132      3343      2143      3721      2313      3052      2903      3269      3926      3563      2654      3496
dram[2]:       3356      3072      3034      3235      3092      3871      4080      2687      2774      3686      3141      3100      4100      3164      2552      2287
dram[3]:       3174      2422      3106      3217      3150      2902      2214      2580      3537      3597      2817      3846      3516      3871      3421      3326
dram[4]:       3077      3296      3141      3776      3428      3526      3784      2319      3409      2779      4431      3618      3430      3238      3523      3177
dram[5]:       3344      2552      3531      2970      3453      3704      2783      2537      2684      3452      2884      2908      3184      2576      2008      2685
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272269 n_act=35602 n_pre=35586 n_req=53147 n_req_1=12532 n_req_2=40615 n_req_3=0 n_rd=96478 n_write=10798 bw_util=0.4533 bw_util_1=0.09615 bw_util_2=0.3571 bw_util_3=0 blp=5.600206 blp_1= 2.148499 blp_2= 3.874205 blp_3= -nan
 n_activity=414507 dram_eff=0.4929 dram_eff_1=0.1046 dram_eff_2=0.3883 dram_eff_3=0
bk0: 5340a 355147i bk1: 5388a 353677i bk2: 5144a 345280i bk3: 5144a 347442i bk4: 5944a 278095i bk5: 5792a 282869i bk6: 7198a 275366i bk7: 7048a 278510i bk8: 7128a 270407i bk9: 6850a 277013i bk10: 6864a 273824i bk11: 6550a 277919i bk12: 5598a 343128i bk13: 5474a 347148i bk14: 5546a 348021i bk15: 5470a 348724i 
bw_dist = 0.096	0.357	0.000	0.466	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73705
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272935 n_act=35426 n_pre=35410 n_req=53037 n_req_1=12141 n_req_2=40896 n_req_3=0 n_rd=96224 n_write=10738 bw_util=0.4523 bw_util_1=0.09295 bw_util_2=0.3593 bw_util_3=0 blp=5.516832 blp_1= 2.068599 blp_2= 3.884704 blp_3= -nan
 n_activity=412184 dram_eff=0.4946 dram_eff_1=0.1016 dram_eff_2=0.3929 dram_eff_3=0
bk0: 5490a 351030i bk1: 5326a 357433i bk2: 5004a 351156i bk3: 5088a 351052i bk4: 5904a 288227i bk5: 5816a 287433i bk6: 7090a 281752i bk7: 6994a 281797i bk8: 7006a 271643i bk9: 7302a 265620i bk10: 6486a 284917i bk11: 6628a 279163i bk12: 5600a 345513i bk13: 5510a 346037i bk14: 5468a 351075i bk15: 5512a 350813i 
bw_dist = 0.093	0.359	0.000	0.462	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20362
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=274122 n_act=35158 n_pre=35142 n_req=52620 n_req_1=11947 n_req_2=40673 n_req_3=0 n_rd=95634 n_write=10677 bw_util=0.449 bw_util_1=0.09142 bw_util_2=0.3576 bw_util_3=0 blp=5.536693 blp_1= 2.089106 blp_2= 3.908288 blp_3= -nan
 n_activity=414867 dram_eff=0.4878 dram_eff_1=0.09932 dram_eff_2=0.3885 dram_eff_3=0
bk0: 5380a 353001i bk1: 5220a 356295i bk2: 5034a 347825i bk3: 5182a 345743i bk4: 5862a 284093i bk5: 5814a 284531i bk6: 6882a 284399i bk7: 7028a 280951i bk8: 6990a 271622i bk9: 7166a 266428i bk10: 6570a 280121i bk11: 6532a 281513i bk12: 5588a 343271i bk13: 5492a 350610i bk14: 5466a 350503i bk15: 5428a 350622i 
bw_dist = 0.091	0.358	0.000	0.471	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.52033
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=273242 n_act=35368 n_pre=35352 n_req=52858 n_req_1=12053 n_req_2=40805 n_req_3=0 n_rd=96010 n_write=10761 bw_util=0.451 bw_util_1=0.09241 bw_util_2=0.3585 bw_util_3=0 blp=5.483073 blp_1= 2.113025 blp_2= 3.833786 blp_3= -nan
 n_activity=416409 dram_eff=0.4881 dram_eff_1=0.1 dram_eff_2=0.3881 dram_eff_3=0
bk0: 5230a 357294i bk1: 5438a 351631i bk2: 5126a 347566i bk3: 5114a 351133i bk4: 5932a 289363i bk5: 6002a 278958i bk6: 6968a 282384i bk7: 6886a 280251i bk8: 7014a 272486i bk9: 7258a 266132i bk10: 6330a 283189i bk11: 6460a 280126i bk12: 5660a 347665i bk13: 5546a 350497i bk14: 5550a 349827i bk15: 5496a 350635i 
bw_dist = 0.092	0.359	0.000	0.473	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.34645
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272124 n_act=35671 n_pre=35655 n_req=53150 n_req_1=12492 n_req_2=40658 n_req_3=0 n_rd=96612 n_write=10671 bw_util=0.4536 bw_util_1=0.09617 bw_util_2=0.3575 bw_util_3=0 blp=5.534637 blp_1= 2.104458 blp_2= 3.864169 blp_3= -nan
 n_activity=416134 dram_eff=0.4913 dram_eff_1=0.1042 dram_eff_2=0.3872 dram_eff_3=0
bk0: 5534a 352913i bk1: 5424a 351974i bk2: 5260a 343273i bk3: 4982a 350460i bk4: 6002a 280734i bk5: 6158a 281616i bk6: 7146a 281458i bk7: 6822a 280995i bk8: 7090a 272863i bk9: 7168a 269143i bk10: 6542a 281605i bk11: 6566a 278067i bk12: 5630a 344012i bk13: 5462a 348977i bk14: 5516a 349862i bk15: 5310a 350604i 
bw_dist = 0.096	0.357	0.000	0.470	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.70359
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=273312 n_act=35369 n_pre=35353 n_req=52811 n_req_1=12046 n_req_2=40765 n_req_3=0 n_rd=95966 n_write=10733 bw_util=0.4506 bw_util_1=0.09216 bw_util_2=0.3584 bw_util_3=0 blp=5.478809 blp_1= 2.083786 blp_2= 3.852377 blp_3= -nan
 n_activity=413753 dram_eff=0.4908 dram_eff_1=0.1004 dram_eff_2=0.3904 dram_eff_3=0
bk0: 5224a 357775i bk1: 5344a 355360i bk2: 5152a 348374i bk3: 5148a 348867i bk4: 5908a 284200i bk5: 5904a 284093i bk6: 7100a 281596i bk7: 7012a 282134i bk8: 7068a 277106i bk9: 7160a 268221i bk10: 6630a 281300i bk11: 6420a 283083i bk12: 5456a 348854i bk13: 5506a 350622i bk14: 5536a 349893i bk15: 5398a 352525i 
bw_dist = 0.092	0.358	0.000	0.467	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.22199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51024, Miss = 24382, Miss_rate = 0.478, Pending_hits = 823, Reservation_fails = 15975
L2_cache_bank[1]: Access = 50209, Miss = 23860, Miss_rate = 0.475, Pending_hits = 785, Reservation_fails = 12736
L2_cache_bank[2]: Access = 50056, Miss = 24025, Miss_rate = 0.480, Pending_hits = 817, Reservation_fails = 10966
L2_cache_bank[3]: Access = 49618, Miss = 24089, Miss_rate = 0.485, Pending_hits = 793, Reservation_fails = 7197
L2_cache_bank[4]: Access = 50812, Miss = 23888, Miss_rate = 0.470, Pending_hits = 816, Reservation_fails = 12442
L2_cache_bank[5]: Access = 51467, Miss = 23932, Miss_rate = 0.465, Pending_hits = 842, Reservation_fails = 10523
L2_cache_bank[6]: Access = 49482, Miss = 23907, Miss_rate = 0.483, Pending_hits = 851, Reservation_fails = 8015
L2_cache_bank[7]: Access = 50165, Miss = 24103, Miss_rate = 0.480, Pending_hits = 796, Reservation_fails = 14458
L2_cache_bank[8]: Access = 50700, Miss = 24363, Miss_rate = 0.481, Pending_hits = 834, Reservation_fails = 13671
L2_cache_bank[9]: Access = 50676, Miss = 23947, Miss_rate = 0.473, Pending_hits = 856, Reservation_fails = 12439
L2_cache_bank[10]: Access = 49738, Miss = 24039, Miss_rate = 0.483, Pending_hits = 762, Reservation_fails = 7553
L2_cache_bank[11]: Access = 49738, Miss = 23947, Miss_rate = 0.481, Pending_hits = 851, Reservation_fails = 9874
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51024, Miss = 24382 (0.478), PendingHit = 823 (0.0161)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50209, Miss = 23860 (0.475), PendingHit = 785 (0.0156)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50056, Miss = 24025 (0.48), PendingHit = 817 (0.0163)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49618, Miss = 24089 (0.485), PendingHit = 793 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50812, Miss = 23888 (0.47), PendingHit = 816 (0.0161)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51467, Miss = 23932 (0.465), PendingHit = 842 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49482, Miss = 23907 (0.483), PendingHit = 851 (0.0172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50165, Miss = 24103 (0.48), PendingHit = 796 (0.0159)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50700, Miss = 24363 (0.481), PendingHit = 834 (0.0164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50676, Miss = 23947 (0.473), PendingHit = 856 (0.0169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49738, Miss = 24039 (0.483), PendingHit = 762 (0.0153)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49738, Miss = 23947 (0.481), PendingHit = 851 (0.0171)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.477
Stream 2: L2 Cache Miss Rate = 0.479
Stream 1: Accesses  = 297374
Stream 1: Misses  = 141910
Stream 2: Accesses  = 306311
Stream 2: Misses  = 146572
Stream 1+2: Accesses  = 603685
Stream 1+2: Misses  = 288482
Total Accesses  = 603685
MPKI-CORES
CORE_L2MPKI_0	21.138
CORE_L2MPKI_1	27.289
CORE_L2MPKI_2	20.401
CORE_L2MPKI_3	27.014
CORE_L2MPKI_4	21.200
CORE_L2MPKI_5	23.993
CORE_L2MPKI_6	21.420
CORE_L2MPKI_7	26.958
CORE_L2MPKI_8	20.865
CORE_L2MPKI_9	26.059
CORE_L2MPKI_10	2.515
CORE_L2MPKI_11	2.458
CORE_L2MPKI_12	2.618
CORE_L2MPKI_13	2.501
CORE_L2MPKI_14	2.618
CORE_L2MPKI_15	2.608
CORE_L2MPKI_16	2.505
CORE_L2MPKI_17	2.617
CORE_L2MPKI_18	2.453
CORE_L2MPKI_19	2.479
CORE_L2MPKI_20	2.457
CORE_L2MPKI_21	2.496
CORE_L2MPKI_22	2.484
CORE_L2MPKI_23	2.497
CORE_L2MPKI_24	2.510
CORE_L2MPKI_25	2.635
CORE_L2MPKI_26	2.477
CORE_L2MPKI_27	2.537
CORE_L2MPKI_28	2.448
CORE_L2MPKI_29	2.537
CORE_L2MPKI_30	2.576
CORE_L2MPKI_31	2.767
CORE_L2MPKI_32	2.612
CORE_L2MPKI_33	2.565
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.812
CORE_L2MPKI_36	2.753
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.543
CORE_L2MPKI_39	2.540
CORE_L2MPKI_40	2.613
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.603
CORE_L2MPKI_43	2.585
CORE_L2MPKI_44	2.543
CORE_L2MPKI_45	2.506
CORE_L2MPKI_46	2.641
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.548
CORE_L2MPKI_49	2.543
CORE_L2MPKI_50	2.619
CORE_L2MPKI_51	2.662
CORE_L2MPKI_52	2.487
CORE_L2MPKI_53	2.638
CORE_L2MPKI_54	2.543
CORE_L2MPKI_55	2.619
CORE_L2MPKI_56	2.721
CORE_L2MPKI_57	2.477
CORE_L2MPKI_58	2.708
CORE_L2MPKI_59	2.490
Avg_MPKI_Stream1= 9.560
Avg_MPKI_Stream2= 2.607
MISSES-CORES
CORE_MISSES_0	5261
CORE_MISSES_1	5191
CORE_MISSES_2	5181
CORE_MISSES_3	5311
CORE_MISSES_4	5304
CORE_MISSES_5	4975
CORE_MISSES_6	5129
CORE_MISSES_7	5146
CORE_MISSES_8	4968
CORE_MISSES_9	4812
CORE_MISSES_10	4508
CORE_MISSES_11	3772
CORE_MISSES_12	5142
CORE_MISSES_13	3813
CORE_MISSES_14	4415
CORE_MISSES_15	4033
CORE_MISSES_16	4720
CORE_MISSES_17	3853
CORE_MISSES_18	4185
CORE_MISSES_19	3917
CORE_MISSES_20	4888
CORE_MISSES_21	4472
CORE_MISSES_22	5058
CORE_MISSES_23	4353
CORE_MISSES_24	5499
CORE_MISSES_25	4473
CORE_MISSES_26	5275
CORE_MISSES_27	4783
CORE_MISSES_28	4987
CORE_MISSES_29	4486
CORE_MISSES_30	5433
CORE_MISSES_31	4614
CORE_MISSES_32	5650
CORE_MISSES_33	4499
CORE_MISSES_34	4864
CORE_MISSES_35	4394
CORE_MISSES_36	5479
CORE_MISSES_37	4516
CORE_MISSES_38	5318
CORE_MISSES_39	4421
CORE_MISSES_40	5355
CORE_MISSES_41	4553
CORE_MISSES_42	5185
CORE_MISSES_43	4383
CORE_MISSES_44	5229
CORE_MISSES_45	4635
CORE_MISSES_46	5077
CORE_MISSES_47	5056
CORE_MISSES_48	5319
CORE_MISSES_49	4538
CORE_MISSES_50	5304
CORE_MISSES_51	4207
CORE_MISSES_52	5143
CORE_MISSES_53	4387
CORE_MISSES_54	5224
CORE_MISSES_55	4628
CORE_MISSES_56	5226
CORE_MISSES_57	4373
CORE_MISSES_58	5152
CORE_MISSES_59	4410
L2_MISSES = 288482
L2_total_cache_accesses = 603685
L2_total_cache_misses = 288482
L2_total_cache_miss_rate = 0.4779
L2_total_cache_pending_hits = 9826
L2_total_cache_reservation_fails = 135849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 233920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95906
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2971
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 204
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4676
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 210489
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6532
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 27693
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 22642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1050
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1824
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2683662
icnt_total_pkts_simt_to_mem=707937
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      11.3836
gpu_ipc_2 =     265.6081
gpu_tot_sim_cycle_stream_1 = 341458
gpu_tot_sim_cycle_stream_2 = 340927
gpu_sim_insn_1 = 3887029
gpu_sim_insn_2 = 90552976
gpu_sim_cycle = 341465
gpu_sim_insn = 94440005
gpu_ipc =     276.5730
gpu_tot_sim_cycle = 341465
gpu_tot_sim_insn = 94440005
gpu_tot_ipc =     276.5730
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1635320
gpu_stall_icnt2sh    = 2824080
gpu_total_sim_rate=195123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1742383
	L1I_total_cache_misses = 10886
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 18293, Miss = 13583, Miss_rate = 0.743, Pending_hits = 1236, Reservation_fails = 265926
	L1D_cache_core[1]: Access = 18176, Miss = 13473, Miss_rate = 0.741, Pending_hits = 1217, Reservation_fails = 264094
	L1D_cache_core[2]: Access = 17925, Miss = 13409, Miss_rate = 0.748, Pending_hits = 1219, Reservation_fails = 268032
	L1D_cache_core[3]: Access = 17121, Miss = 13176, Miss_rate = 0.770, Pending_hits = 1227, Reservation_fails = 260402
	L1D_cache_core[4]: Access = 18853, Miss = 13770, Miss_rate = 0.730, Pending_hits = 1292, Reservation_fails = 270298
	L1D_cache_core[5]: Access = 16815, Miss = 12710, Miss_rate = 0.756, Pending_hits = 1240, Reservation_fails = 256628
	L1D_cache_core[6]: Access = 17457, Miss = 13092, Miss_rate = 0.750, Pending_hits = 1196, Reservation_fails = 273583
	L1D_cache_core[7]: Access = 18231, Miss = 13403, Miss_rate = 0.735, Pending_hits = 1329, Reservation_fails = 258670
	L1D_cache_core[8]: Access = 17119, Miss = 12775, Miss_rate = 0.746, Pending_hits = 1232, Reservation_fails = 263426
	L1D_cache_core[9]: Access = 16297, Miss = 12379, Miss_rate = 0.760, Pending_hits = 1071, Reservation_fails = 263206
	L1D_cache_core[10]: Access = 5473, Miss = 4604, Miss_rate = 0.841, Pending_hits = 174, Reservation_fails = 14679
	L1D_cache_core[11]: Access = 4632, Miss = 3970, Miss_rate = 0.857, Pending_hits = 113, Reservation_fails = 17527
	L1D_cache_core[12]: Access = 7207, Miss = 5630, Miss_rate = 0.781, Pending_hits = 220, Reservation_fails = 21722
	L1D_cache_core[13]: Access = 5282, Miss = 4243, Miss_rate = 0.803, Pending_hits = 143, Reservation_fails = 23974
	L1D_cache_core[14]: Access = 5265, Miss = 4389, Miss_rate = 0.834, Pending_hits = 182, Reservation_fails = 13802
	L1D_cache_core[15]: Access = 5295, Miss = 4322, Miss_rate = 0.816, Pending_hits = 101, Reservation_fails = 20560
	L1D_cache_core[16]: Access = 6222, Miss = 5088, Miss_rate = 0.818, Pending_hits = 200, Reservation_fails = 16053
	L1D_cache_core[17]: Access = 4870, Miss = 4007, Miss_rate = 0.823, Pending_hits = 128, Reservation_fails = 18648
	L1D_cache_core[18]: Access = 4905, Miss = 4250, Miss_rate = 0.866, Pending_hits = 168, Reservation_fails = 13506
	L1D_cache_core[19]: Access = 5079, Miss = 4232, Miss_rate = 0.833, Pending_hits = 133, Reservation_fails = 15278
	L1D_cache_core[20]: Access = 4805, Miss = 4566, Miss_rate = 0.950, Pending_hits = 114, Reservation_fails = 3716
	L1D_cache_core[21]: Access = 4215, Miss = 4133, Miss_rate = 0.981, Pending_hits = 60, Reservation_fails = 5084
	L1D_cache_core[22]: Access = 5015, Miss = 4719, Miss_rate = 0.941, Pending_hits = 120, Reservation_fails = 1815
	L1D_cache_core[23]: Access = 4094, Miss = 4035, Miss_rate = 0.986, Pending_hits = 24, Reservation_fails = 3869
	L1D_cache_core[24]: Access = 5186, Miss = 5020, Miss_rate = 0.968, Pending_hits = 114, Reservation_fails = 416
	L1D_cache_core[25]: Access = 3995, Miss = 3953, Miss_rate = 0.989, Pending_hits = 42, Reservation_fails = 6172
	L1D_cache_core[26]: Access = 5014, Miss = 4852, Miss_rate = 0.968, Pending_hits = 96, Reservation_fails = 846
	L1D_cache_core[27]: Access = 4428, Miss = 4350, Miss_rate = 0.982, Pending_hits = 48, Reservation_fails = 3728
	L1D_cache_core[28]: Access = 4816, Miss = 4688, Miss_rate = 0.973, Pending_hits = 84, Reservation_fails = 3023
	L1D_cache_core[29]: Access = 4179, Miss = 4104, Miss_rate = 0.982, Pending_hits = 36, Reservation_fails = 6794
	L1D_cache_core[30]: Access = 4958, Miss = 4958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[31]: Access = 3913, Miss = 3913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5117
	L1D_cache_core[32]: Access = 5082, Miss = 5082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[33]: Access = 4121, Miss = 4121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6061
	L1D_cache_core[34]: Access = 4042, Miss = 4042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4240
	L1D_cache_core[35]: Access = 3671, Miss = 3671, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7524
	L1D_cache_core[36]: Access = 4640, Miss = 4640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3068
	L1D_cache_core[37]: Access = 4164, Miss = 4164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5943
	L1D_cache_core[38]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2532
	L1D_cache_core[39]: Access = 4090, Miss = 4090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7046
	L1D_cache_core[40]: Access = 4827, Miss = 4827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827
	L1D_cache_core[41]: Access = 4232, Miss = 4232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293
	L1D_cache_core[42]: Access = 4693, Miss = 4693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2383
	L1D_cache_core[43]: Access = 4004, Miss = 4004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6834
	L1D_cache_core[44]: Access = 4817, Miss = 4817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[45]: Access = 4329, Miss = 4329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4022
	L1D_cache_core[46]: Access = 4523, Miss = 4523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296
	L1D_cache_core[47]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572
	L1D_cache_core[48]: Access = 4939, Miss = 4939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3018
	L1D_cache_core[49]: Access = 4206, Miss = 4206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5929
	L1D_cache_core[50]: Access = 4773, Miss = 4773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2680
	L1D_cache_core[51]: Access = 3683, Miss = 3683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5470
	L1D_cache_core[52]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1735
	L1D_cache_core[53]: Access = 3957, Miss = 3957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7962
	L1D_cache_core[54]: Access = 4815, Miss = 4815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[55]: Access = 4154, Miss = 4154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7251
	L1D_cache_core[56]: Access = 4484, Miss = 4484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[57]: Access = 4120, Miss = 4120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7511
	L1D_cache_core[58]: Access = 4471, Miss = 4471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3315
	L1D_cache_core[59]: Access = 4167, Miss = 4167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5550
	L1D_total_cache_accesses = 408547
	L1D_total_cache_misses = 353208
	L1D_total_cache_miss_rate = 0.8645
	L1D_total_cache_pending_hits = 14559
	L1D_total_cache_reservation_fails = 2981814
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 177461
	L1C_total_cache_misses = 6214
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 99451
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 244714
	L1T_total_cache_miss_rate = 0.3778
	L1T_total_cache_pending_hits = 403016
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1922744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171247
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6214
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99451
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 403016
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 244714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1059070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1731497
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10886
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1696, 679, 1001, 643, 923, 1088, 906, 1054, 1327, 597, 888, 1544, 856, 134, 850, 1080, 605, 569, 555, 986, 614, 1012, 544, 956, 609, 578, 596, 580, 591, 593, 592, 565, 589, 505, 576, 450, 1019, 445, 576, 378, 1008, 391, 589, 761, 576, 284, 524, 676, 
gpgpu_n_tot_thrd_icount = 105902592
gpgpu_n_tot_w_icount = 3309456
gpgpu_n_stall_shd_mem = 5710743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 272662
gpgpu_n_mem_write_global = 81930
gpgpu_n_mem_texture = 244714
gpgpu_n_mem_const = 3499
gpgpu_n_load_insn  = 6765459
gpgpu_n_store_insn = 276130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1490175
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 99451
gpgpu_stall_shd_mem[c_mem][bk_conf] = 99451
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3084727
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7065143	W0_Idle:3527572	W0_Scoreboard:27073384	W1:125410	W2:62912	W3:52787	W4:44464	W5:34638	W6:16776	W7:8949	W8:2840	W9:932	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959993
Warp Occupancy Distribution:
Stall:5683362	W0_Idle:2624054	W0_Scoreboard:10648241	W1:125410	W2:62912	W3:52787	W4:44464	W5:34638	W6:16776	W7:8949	W8:2840	W9:932	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182535
Warp Occupancy Distribution:
Stall:1381781	W0_Idle:903518	W0_Scoreboard:16425143	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1777458
warp_utilization0: 0.080772
warp_utilization1: 0.074788
warp_utilization2: 0.086756
traffic_breakdown_coretomem[CONST_ACC_R] = 27992 {8:3499,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2181296 {8:272662,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3981904 {40:73296,72:1940,136:6694,}
traffic_breakdown_coretomem[INST_ACC_R] = 9440 {8:1180,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1957712 {8:244714,}
traffic_breakdown_memtocore[CONST_ACC_R] = 251928 {72:3499,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37045584 {136:272394,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 653800 {8:81725,}
traffic_breakdown_memtocore[INST_ACC_R] = 160480 {136:1180,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 33281104 {136:244714,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 589 
averagemflatency_1 = 641 
averagemflatency_2= 539 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3754 
max_icnt2sh_latency = 341464 
mrq_lat_table:146318 	6657 	8102 	16119 	41019 	44136 	40097 	23914 	6059 	518 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2448 	8187 	17241 	47670 	205211 	261561 	58955 	1054 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88250 	24496 	34113 	64788 	106398 	150922 	118238 	16288 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26330 	437652 	55330 	1287 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	22454 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	112 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        14        15        23        27        20        21        18        14        29        34        32        20        27        27 
dram[1]:        20        20        19        15        28        20        21        20        18        14        25        18        32        22        27        22 
dram[2]:        20        20        16        14        22        26        20        20        12        15        18        19        30        26        31        30 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        22        21        26 
dram[4]:        20        20        19        16        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        17        16        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3260      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4184      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3796      3879      3704      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3722      3056      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2634      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.408905  1.407688  1.566193  1.567671  1.633164  1.627502  1.551903  1.605694  1.674237  1.696970  1.686822  1.663585  1.453908  1.470649  1.436044  1.407617 
dram[1]:  1.414707  1.444328  1.565583  1.567778  1.636012  1.620479  1.593870  1.584461  1.653903  1.672853  1.657789  1.707218  1.484351  1.442406  1.441983  1.427979 
dram[2]:  1.375000  1.408238  1.561667  1.560022  1.666080  1.650399  1.565728  1.604314  1.648618  1.674926  1.688458  1.698776  1.475728  1.488310  1.426409  1.440552 
dram[3]:  1.396275  1.407611  1.545013  1.600451  1.649547  1.652007  1.563483  1.561942  1.673346  1.678940  1.687864  1.699133  1.473471  1.457172  1.404352  1.457052 
dram[4]:  1.389756  1.400699  1.573034  1.598398  1.679076  1.615033  1.565250  1.601685  1.650504  1.634637  1.636507  1.720182  1.452274  1.468668  1.413634  1.412234 
dram[5]:  1.403956  1.421891  1.548300  1.568692  1.637409  1.657838  1.557019  1.572581  1.650621  1.654679  1.662589  1.717337  1.498406  1.460616  1.427540  1.445635 
average row locality = 332941/212590 = 1.566118
average row locality_1 = 183269/111615 = 1.641975
average row locality_2 = 149672/100975 = 1.482268
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2670      2694      2572      2572      2972      2896      3599      3524      3564      3425      3432      3275      2799      2737      2773      2735 
dram[1]:      2745      2663      2502      2544      2952      2908      3545      3497      3503      3651      3243      3314      2800      2755      2734      2756 
dram[2]:      2690      2610      2517      2591      2931      2907      3441      3514      3495      3583      3285      3266      2794      2746      2733      2714 
dram[3]:      2615      2719      2563      2557      2966      3001      3484      3443      3507      3629      3165      3230      2830      2773      2775      2748 
dram[4]:      2767      2712      2630      2491      3001      3079      3573      3411      3545      3584      3271      3283      2815      2731      2758      2655 
dram[5]:      2612      2672      2576      2574      2954      2952      3550      3506      3534      3580      3315      3210      2728      2753      2768      2699 
total reads: 288462
bank skew: 3651/2491 = 1.47
chip skew: 48306/47817 = 1.01
number of total write accesses:
dram[0]:        83        89       291       289       879       844       602       593       933       887       920       864       103        94         0         0 
dram[1]:        83        87       291       278       855       811       615       602       946       946       865       896        93        75         0         0 
dram[2]:        82        91       294       281       856       813       561       577       920       946       899       896        94        55         0         0 
dram[3]:        84        92       303       279       856       868       592       579       919       931       896       887        86        51         0         0 
dram[4]:        82        95       310       303       923       810       589       582       880       890       871       885        91        58         0         0 
dram[5]:        85        95       293       292       889       866       587       589       855       929       898       891        92        47         0         0 
total reads: 44479
min_bank_accesses = 0!
chip skew: 7471/7365 = 1.01
average mf latency per bank:
dram[0]:        825       737       722       669      1133      1108      1427      1215      1180      1078      1285      1237      1450      1359      1011       912
dram[1]:        723       629       663       638      1050      1041      1226      1142      1063      1016      1272      1173      1372      1274       846       762
dram[2]:        779       747       698       689      1183      1144      1285      1264      1084      1069      1334      1258      1437      1921       977       926
dram[3]:        648       727       622       677      1047      1142      1153      1274       994      1102      1183      1267      1274      1355       799       840
dram[4]:        790       742       695       656      1128      1124      1275      1269      1120      1071      1305      1199      1447      1304       980       918
dram[5]:        641       665       649       659      1069      1057      1163      1198      1035      1072      1212      1207      1283      1306       801       782
maximum mf latency per bank:
dram[0]:       2451      2728      3314      3147      4210      3757      4179      3621      3868      2317      2964      3784      3528      2998      2753      2644
dram[1]:       2425      3435      3484      2981      3132      3343      2143      3721      2313      3052      2903      3269      3926      3563      2654      3496
dram[2]:       3356      3072      3034      3235      3092      3871      4080      2687      2774      3686      3141      3100      4100      3164      2552      2287
dram[3]:       3174      2422      3106      3217      3150      2902      2214      2580      3537      3597      2817      3846      3516      3871      3421      3326
dram[4]:       3077      3296      3141      3776      3428      3526      3784      2319      3409      2779      4431      3618      3430      3238      3523      3177
dram[5]:       3344      2552      3531      2970      3453      3704      2783      2537      2684      3452      2884      2908      3184      2576      2008      2685
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272269 n_act=35602 n_pre=35586 n_req=53147 n_req_1=12532 n_req_2=40615 n_req_3=0 n_rd=96478 n_write=10798 bw_util=0.4533 bw_util_1=0.09615 bw_util_2=0.3571 bw_util_3=0 blp=5.600206 blp_1= 2.148499 blp_2= 3.874205 blp_3= -nan
 n_activity=414507 dram_eff=0.4929 dram_eff_1=0.1046 dram_eff_2=0.3883 dram_eff_3=0
bk0: 5340a 355147i bk1: 5388a 353677i bk2: 5144a 345280i bk3: 5144a 347442i bk4: 5944a 278095i bk5: 5792a 282869i bk6: 7198a 275366i bk7: 7048a 278510i bk8: 7128a 270407i bk9: 6850a 277013i bk10: 6864a 273824i bk11: 6550a 277919i bk12: 5598a 343128i bk13: 5474a 347148i bk14: 5546a 348021i bk15: 5470a 348724i 
bw_dist = 0.096	0.357	0.000	0.466	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73705
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272935 n_act=35426 n_pre=35410 n_req=53037 n_req_1=12141 n_req_2=40896 n_req_3=0 n_rd=96224 n_write=10738 bw_util=0.4523 bw_util_1=0.09295 bw_util_2=0.3593 bw_util_3=0 blp=5.516832 blp_1= 2.068599 blp_2= 3.884704 blp_3= -nan
 n_activity=412184 dram_eff=0.4946 dram_eff_1=0.1016 dram_eff_2=0.3929 dram_eff_3=0
bk0: 5490a 351030i bk1: 5326a 357433i bk2: 5004a 351156i bk3: 5088a 351052i bk4: 5904a 288227i bk5: 5816a 287433i bk6: 7090a 281752i bk7: 6994a 281797i bk8: 7006a 271643i bk9: 7302a 265620i bk10: 6486a 284917i bk11: 6628a 279163i bk12: 5600a 345513i bk13: 5510a 346037i bk14: 5468a 351075i bk15: 5512a 350813i 
bw_dist = 0.093	0.359	0.000	0.462	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20362
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=274122 n_act=35158 n_pre=35142 n_req=52620 n_req_1=11947 n_req_2=40673 n_req_3=0 n_rd=95634 n_write=10677 bw_util=0.449 bw_util_1=0.09142 bw_util_2=0.3576 bw_util_3=0 blp=5.536693 blp_1= 2.089106 blp_2= 3.908288 blp_3= -nan
 n_activity=414867 dram_eff=0.4878 dram_eff_1=0.09932 dram_eff_2=0.3885 dram_eff_3=0
bk0: 5380a 353001i bk1: 5220a 356295i bk2: 5034a 347825i bk3: 5182a 345743i bk4: 5862a 284093i bk5: 5814a 284531i bk6: 6882a 284399i bk7: 7028a 280951i bk8: 6990a 271622i bk9: 7166a 266428i bk10: 6570a 280121i bk11: 6532a 281513i bk12: 5588a 343271i bk13: 5492a 350610i bk14: 5466a 350503i bk15: 5428a 350622i 
bw_dist = 0.091	0.358	0.000	0.471	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.52033
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=273242 n_act=35368 n_pre=35352 n_req=52858 n_req_1=12053 n_req_2=40805 n_req_3=0 n_rd=96010 n_write=10761 bw_util=0.451 bw_util_1=0.09241 bw_util_2=0.3585 bw_util_3=0 blp=5.483073 blp_1= 2.113025 blp_2= 3.833786 blp_3= -nan
 n_activity=416409 dram_eff=0.4881 dram_eff_1=0.1 dram_eff_2=0.3881 dram_eff_3=0
bk0: 5230a 357294i bk1: 5438a 351631i bk2: 5126a 347566i bk3: 5114a 351133i bk4: 5932a 289363i bk5: 6002a 278958i bk6: 6968a 282384i bk7: 6886a 280251i bk8: 7014a 272486i bk9: 7258a 266132i bk10: 6330a 283189i bk11: 6460a 280126i bk12: 5660a 347665i bk13: 5546a 350497i bk14: 5550a 349827i bk15: 5496a 350635i 
bw_dist = 0.092	0.359	0.000	0.473	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.34645
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=272124 n_act=35671 n_pre=35655 n_req=53150 n_req_1=12492 n_req_2=40658 n_req_3=0 n_rd=96612 n_write=10671 bw_util=0.4536 bw_util_1=0.09617 bw_util_2=0.3575 bw_util_3=0 blp=5.534637 blp_1= 2.104458 blp_2= 3.864169 blp_3= -nan
 n_activity=416134 dram_eff=0.4913 dram_eff_1=0.1042 dram_eff_2=0.3872 dram_eff_3=0
bk0: 5534a 352913i bk1: 5424a 351974i bk2: 5260a 343273i bk3: 4982a 350460i bk4: 6002a 280734i bk5: 6158a 281616i bk6: 7146a 281458i bk7: 6822a 280995i bk8: 7090a 272863i bk9: 7168a 269143i bk10: 6542a 281605i bk11: 6566a 278067i bk12: 5630a 344012i bk13: 5462a 348977i bk14: 5516a 349862i bk15: 5310a 350604i 
bw_dist = 0.096	0.357	0.000	0.470	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.70359
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450733 n_nop=273312 n_act=35369 n_pre=35353 n_req=52811 n_req_1=12046 n_req_2=40765 n_req_3=0 n_rd=95966 n_write=10733 bw_util=0.4506 bw_util_1=0.09216 bw_util_2=0.3584 bw_util_3=0 blp=5.478809 blp_1= 2.083786 blp_2= 3.852377 blp_3= -nan
 n_activity=413753 dram_eff=0.4908 dram_eff_1=0.1004 dram_eff_2=0.3904 dram_eff_3=0
bk0: 5224a 357775i bk1: 5344a 355360i bk2: 5152a 348374i bk3: 5148a 348867i bk4: 5908a 284200i bk5: 5904a 284093i bk6: 7100a 281596i bk7: 7012a 282134i bk8: 7068a 277106i bk9: 7160a 268221i bk10: 6630a 281300i bk11: 6420a 283083i bk12: 5456a 348854i bk13: 5506a 350622i bk14: 5536a 349893i bk15: 5398a 352525i 
bw_dist = 0.092	0.358	0.000	0.467	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.22199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51024, Miss = 24382, Miss_rate = 0.478, Pending_hits = 823, Reservation_fails = 15975
L2_cache_bank[1]: Access = 50209, Miss = 23860, Miss_rate = 0.475, Pending_hits = 785, Reservation_fails = 12736
L2_cache_bank[2]: Access = 50056, Miss = 24025, Miss_rate = 0.480, Pending_hits = 817, Reservation_fails = 10966
L2_cache_bank[3]: Access = 49618, Miss = 24089, Miss_rate = 0.485, Pending_hits = 793, Reservation_fails = 7197
L2_cache_bank[4]: Access = 50812, Miss = 23888, Miss_rate = 0.470, Pending_hits = 816, Reservation_fails = 12442
L2_cache_bank[5]: Access = 51467, Miss = 23932, Miss_rate = 0.465, Pending_hits = 842, Reservation_fails = 10523
L2_cache_bank[6]: Access = 49482, Miss = 23907, Miss_rate = 0.483, Pending_hits = 851, Reservation_fails = 8015
L2_cache_bank[7]: Access = 50165, Miss = 24103, Miss_rate = 0.480, Pending_hits = 796, Reservation_fails = 14458
L2_cache_bank[8]: Access = 50700, Miss = 24363, Miss_rate = 0.481, Pending_hits = 834, Reservation_fails = 13671
L2_cache_bank[9]: Access = 50676, Miss = 23947, Miss_rate = 0.473, Pending_hits = 856, Reservation_fails = 12439
L2_cache_bank[10]: Access = 49738, Miss = 24039, Miss_rate = 0.483, Pending_hits = 762, Reservation_fails = 7553
L2_cache_bank[11]: Access = 49738, Miss = 23947, Miss_rate = 0.481, Pending_hits = 851, Reservation_fails = 9874
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51024, Miss = 24382 (0.478), PendingHit = 823 (0.0161)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50209, Miss = 23860 (0.475), PendingHit = 785 (0.0156)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50056, Miss = 24025 (0.48), PendingHit = 817 (0.0163)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49618, Miss = 24089 (0.485), PendingHit = 793 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50812, Miss = 23888 (0.47), PendingHit = 816 (0.0161)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51467, Miss = 23932 (0.465), PendingHit = 842 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49482, Miss = 23907 (0.483), PendingHit = 851 (0.0172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50165, Miss = 24103 (0.48), PendingHit = 796 (0.0159)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50700, Miss = 24363 (0.481), PendingHit = 834 (0.0164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50676, Miss = 23947 (0.473), PendingHit = 856 (0.0169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49738, Miss = 24039 (0.483), PendingHit = 762 (0.0153)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49738, Miss = 23947 (0.481), PendingHit = 851 (0.0171)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.477
Stream 2: L2 Cache Miss Rate = 0.479
Stream 1: Accesses  = 297374
Stream 1: Misses  = 141910
Stream 2: Accesses  = 306311
Stream 2: Misses  = 146572
Stream 1+2: Accesses  = 603685
Stream 1+2: Misses  = 288482
Total Accesses  = 603685
MPKI-CORES
CORE_L2MPKI_0	21.138
CORE_L2MPKI_1	27.289
CORE_L2MPKI_2	20.401
CORE_L2MPKI_3	27.014
CORE_L2MPKI_4	21.200
CORE_L2MPKI_5	23.993
CORE_L2MPKI_6	21.420
CORE_L2MPKI_7	26.958
CORE_L2MPKI_8	20.865
CORE_L2MPKI_9	26.059
CORE_L2MPKI_10	2.515
CORE_L2MPKI_11	2.458
CORE_L2MPKI_12	2.618
CORE_L2MPKI_13	2.501
CORE_L2MPKI_14	2.618
CORE_L2MPKI_15	2.608
CORE_L2MPKI_16	2.505
CORE_L2MPKI_17	2.617
CORE_L2MPKI_18	2.453
CORE_L2MPKI_19	2.479
CORE_L2MPKI_20	2.457
CORE_L2MPKI_21	2.496
CORE_L2MPKI_22	2.484
CORE_L2MPKI_23	2.497
CORE_L2MPKI_24	2.510
CORE_L2MPKI_25	2.635
CORE_L2MPKI_26	2.477
CORE_L2MPKI_27	2.537
CORE_L2MPKI_28	2.448
CORE_L2MPKI_29	2.537
CORE_L2MPKI_30	2.576
CORE_L2MPKI_31	2.767
CORE_L2MPKI_32	2.612
CORE_L2MPKI_33	2.565
CORE_L2MPKI_34	2.834
CORE_L2MPKI_35	2.812
CORE_L2MPKI_36	2.753
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.543
CORE_L2MPKI_39	2.540
CORE_L2MPKI_40	2.613
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.603
CORE_L2MPKI_43	2.585
CORE_L2MPKI_44	2.543
CORE_L2MPKI_45	2.506
CORE_L2MPKI_46	2.641
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.548
CORE_L2MPKI_49	2.543
CORE_L2MPKI_50	2.619
CORE_L2MPKI_51	2.662
CORE_L2MPKI_52	2.487
CORE_L2MPKI_53	2.638
CORE_L2MPKI_54	2.543
CORE_L2MPKI_55	2.619
CORE_L2MPKI_56	2.721
CORE_L2MPKI_57	2.477
CORE_L2MPKI_58	2.708
CORE_L2MPKI_59	2.490
Avg_MPKI_Stream1= 9.560
Avg_MPKI_Stream2= 2.607
MISSES-CORES
CORE_MISSES_0	5261
CORE_MISSES_1	5191
CORE_MISSES_2	5181
CORE_MISSES_3	5311
CORE_MISSES_4	5304
CORE_MISSES_5	4975
CORE_MISSES_6	5129
CORE_MISSES_7	5146
CORE_MISSES_8	4968
CORE_MISSES_9	4812
CORE_MISSES_10	4508
CORE_MISSES_11	3772
CORE_MISSES_12	5142
CORE_MISSES_13	3813
CORE_MISSES_14	4415
CORE_MISSES_15	4033
CORE_MISSES_16	4720
CORE_MISSES_17	3853
CORE_MISSES_18	4185
CORE_MISSES_19	3917
CORE_MISSES_20	4888
CORE_MISSES_21	4472
CORE_MISSES_22	5058
CORE_MISSES_23	4353
CORE_MISSES_24	5499
CORE_MISSES_25	4473
CORE_MISSES_26	5275
CORE_MISSES_27	4783
CORE_MISSES_28	4987
CORE_MISSES_29	4486
CORE_MISSES_30	5433
CORE_MISSES_31	4614
CORE_MISSES_32	5650
CORE_MISSES_33	4499
CORE_MISSES_34	4864
CORE_MISSES_35	4394
CORE_MISSES_36	5479
CORE_MISSES_37	4516
CORE_MISSES_38	5318
CORE_MISSES_39	4421
CORE_MISSES_40	5355
CORE_MISSES_41	4553
CORE_MISSES_42	5185
CORE_MISSES_43	4383
CORE_MISSES_44	5229
CORE_MISSES_45	4635
CORE_MISSES_46	5077
CORE_MISSES_47	5056
CORE_MISSES_48	5319
CORE_MISSES_49	4538
CORE_MISSES_50	5304
CORE_MISSES_51	4207
CORE_MISSES_52	5143
CORE_MISSES_53	4387
CORE_MISSES_54	5224
CORE_MISSES_55	4628
CORE_MISSES_56	5226
CORE_MISSES_57	4373
CORE_MISSES_58	5152
CORE_MISSES_59	4410
L2_MISSES = 288482
L2_total_cache_accesses = 603685
L2_total_cache_misses = 288482
L2_total_cache_miss_rate = 0.4779
L2_total_cache_pending_hits = 9826
L2_total_cache_reservation_fails = 135849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 233920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95906
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2971
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 204
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4676
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 210489
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6532
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 27693
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 22642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1050
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1824
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2683662
icnt_total_pkts_simt_to_mem=707937
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       9.4924
gpu_ipc_2 =     266.8720
gpu_tot_sim_cycle_stream_1 = 453046
gpu_tot_sim_cycle_stream_2 = 452365
gpu_sim_insn_1 = 4300491
gpu_sim_insn_2 = 120723568
gpu_sim_cycle = 453053
gpu_sim_insn = 125024059
gpu_ipc =     275.9590
gpu_tot_sim_cycle = 453053
gpu_tot_sim_insn = 125024059
gpu_tot_ipc =     275.9590
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2232003
gpu_stall_icnt2sh    = 3789493
gpu_total_sim_rate=197822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2295806
	L1I_total_cache_misses = 12640
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 24616, Miss = 18542, Miss_rate = 0.753, Pending_hits = 1651, Reservation_fails = 369906
	L1D_cache_core[1]: Access = 24814, Miss = 18535, Miss_rate = 0.747, Pending_hits = 1680, Reservation_fails = 367988
	L1D_cache_core[2]: Access = 24985, Miss = 18902, Miss_rate = 0.757, Pending_hits = 1684, Reservation_fails = 371504
	L1D_cache_core[3]: Access = 23640, Miss = 18363, Miss_rate = 0.777, Pending_hits = 1661, Reservation_fails = 364566
	L1D_cache_core[4]: Access = 25722, Miss = 19002, Miss_rate = 0.739, Pending_hits = 1775, Reservation_fails = 373883
	L1D_cache_core[5]: Access = 23164, Miss = 17610, Miss_rate = 0.760, Pending_hits = 1694, Reservation_fails = 360944
	L1D_cache_core[6]: Access = 23562, Miss = 17839, Miss_rate = 0.757, Pending_hits = 1630, Reservation_fails = 378139
	L1D_cache_core[7]: Access = 24806, Miss = 18570, Miss_rate = 0.749, Pending_hits = 1773, Reservation_fails = 362759
	L1D_cache_core[8]: Access = 23301, Miss = 17473, Miss_rate = 0.750, Pending_hits = 1661, Reservation_fails = 367819
	L1D_cache_core[9]: Access = 23027, Miss = 17585, Miss_rate = 0.764, Pending_hits = 1503, Reservation_fails = 367007
	L1D_cache_core[10]: Access = 6614, Miss = 5745, Miss_rate = 0.869, Pending_hits = 174, Reservation_fails = 16904
	L1D_cache_core[11]: Access = 6348, Miss = 5686, Miss_rate = 0.896, Pending_hits = 113, Reservation_fails = 17698
	L1D_cache_core[12]: Access = 8591, Miss = 7014, Miss_rate = 0.816, Pending_hits = 220, Reservation_fails = 22289
	L1D_cache_core[13]: Access = 6880, Miss = 5841, Miss_rate = 0.849, Pending_hits = 143, Reservation_fails = 26013
	L1D_cache_core[14]: Access = 6382, Miss = 5506, Miss_rate = 0.863, Pending_hits = 182, Reservation_fails = 16404
	L1D_cache_core[15]: Access = 6823, Miss = 5850, Miss_rate = 0.857, Pending_hits = 101, Reservation_fails = 20785
	L1D_cache_core[16]: Access = 7339, Miss = 6205, Miss_rate = 0.845, Pending_hits = 200, Reservation_fails = 20527
	L1D_cache_core[17]: Access = 6485, Miss = 5622, Miss_rate = 0.867, Pending_hits = 128, Reservation_fails = 18974
	L1D_cache_core[18]: Access = 6149, Miss = 5494, Miss_rate = 0.893, Pending_hits = 168, Reservation_fails = 14962
	L1D_cache_core[19]: Access = 6766, Miss = 5919, Miss_rate = 0.875, Pending_hits = 133, Reservation_fails = 15282
	L1D_cache_core[20]: Access = 5931, Miss = 5692, Miss_rate = 0.960, Pending_hits = 114, Reservation_fails = 6277
	L1D_cache_core[21]: Access = 5787, Miss = 5705, Miss_rate = 0.986, Pending_hits = 60, Reservation_fails = 5162
	L1D_cache_core[22]: Access = 6131, Miss = 5835, Miss_rate = 0.952, Pending_hits = 120, Reservation_fails = 4600
	L1D_cache_core[23]: Access = 5809, Miss = 5750, Miss_rate = 0.990, Pending_hits = 24, Reservation_fails = 3869
	L1D_cache_core[24]: Access = 6302, Miss = 6136, Miss_rate = 0.974, Pending_hits = 114, Reservation_fails = 3770
	L1D_cache_core[25]: Access = 5543, Miss = 5501, Miss_rate = 0.992, Pending_hits = 42, Reservation_fails = 6524
	L1D_cache_core[26]: Access = 6303, Miss = 6141, Miss_rate = 0.974, Pending_hits = 96, Reservation_fails = 3425
	L1D_cache_core[27]: Access = 6143, Miss = 6065, Miss_rate = 0.987, Pending_hits = 48, Reservation_fails = 4161
	L1D_cache_core[28]: Access = 6156, Miss = 6028, Miss_rate = 0.979, Pending_hits = 84, Reservation_fails = 5966
	L1D_cache_core[29]: Access = 5723, Miss = 5648, Miss_rate = 0.987, Pending_hits = 36, Reservation_fails = 6973
	L1D_cache_core[30]: Access = 6327, Miss = 6327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4142
	L1D_cache_core[31]: Access = 5119, Miss = 5119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8015
	L1D_cache_core[32]: Access = 6284, Miss = 6284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2974
	L1D_cache_core[33]: Access = 5649, Miss = 5649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6443
	L1D_cache_core[34]: Access = 5295, Miss = 5295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5676
	L1D_cache_core[35]: Access = 5187, Miss = 5187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8171
	L1D_cache_core[36]: Access = 5903, Miss = 5903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4674
	L1D_cache_core[37]: Access = 5688, Miss = 5688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6563
	L1D_cache_core[38]: Access = 6314, Miss = 6314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4847
	L1D_cache_core[39]: Access = 5215, Miss = 5215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8612
	L1D_cache_core[40]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4306
	L1D_cache_core[41]: Access = 5644, Miss = 5644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8017
	L1D_cache_core[42]: Access = 6204, Miss = 6204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2747
	L1D_cache_core[43]: Access = 5751, Miss = 5751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7396
	L1D_cache_core[44]: Access = 6177, Miss = 6177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1950
	L1D_cache_core[45]: Access = 5609, Miss = 5609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5102
	L1D_cache_core[46]: Access = 5929, Miss = 5929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4106
	L1D_cache_core[47]: Access = 6271, Miss = 6271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572
	L1D_cache_core[48]: Access = 6321, Miss = 6321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4451
	L1D_cache_core[49]: Access = 5554, Miss = 5554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6901
	L1D_cache_core[50]: Access = 6143, Miss = 6143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5237
	L1D_cache_core[51]: Access = 5301, Miss = 5301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5632
	L1D_cache_core[52]: Access = 6218, Miss = 6218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3354
	L1D_cache_core[53]: Access = 5592, Miss = 5592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7962
	L1D_cache_core[54]: Access = 6087, Miss = 6087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2253
	L1D_cache_core[55]: Access = 5813, Miss = 5813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7893
	L1D_cache_core[56]: Access = 6002, Miss = 6002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3157
	L1D_cache_core[57]: Access = 5481, Miss = 5481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8478
	L1D_cache_core[58]: Access = 6008, Miss = 6008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3315
	L1D_cache_core[59]: Access = 5650, Miss = 5650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5840
	L1D_total_cache_accesses = 544786
	L1D_total_cache_misses = 474748
	L1D_total_cache_miss_rate = 0.8714
	L1D_total_cache_pending_hits = 19012
	L1D_total_cache_reservation_fails = 4085866
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 230474
	L1C_total_cache_misses = 7279
	L1C_total_cache_miss_rate = 0.0316
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 127026
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 326801
	L1T_total_cache_miss_rate = 0.3784
	L1T_total_cache_pending_hits = 536839
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2696045
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223195
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7279
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127026
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 536839
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 326801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1389821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2283166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1848, 999, 1023, 1012, 1049, 1401, 1049, 1307, 1479, 835, 1008, 1792, 1034, 322, 1049, 1244, 1049, 728, 971, 1135, 1062, 1123, 995, 1071, 1062, 683, 1049, 672, 1049, 663, 1049, 627, 646, 526, 632, 597, 1067, 596, 591, 595, 1059, 614, 636, 1029, 625, 591, 570, 982, 
gpgpu_n_tot_thrd_icount = 139748288
gpgpu_n_tot_w_icount = 4367134
gpgpu_n_stall_shd_mem = 7819446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 367002
gpgpu_n_mem_write_global = 109376
gpgpu_n_mem_texture = 326801
gpgpu_n_mem_const = 4289
gpgpu_n_load_insn  = 8960942
gpgpu_n_store_insn = 364841
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1855426
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 127026
gpgpu_stall_shd_mem[c_mem][bk_conf] = 127026
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4229399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9770656	W0_Idle:3906310	W0_Scoreboard:36322036	W1:137859	W2:86808	W3:79141	W4:63337	W5:45655	W6:21470	W7:12385	W8:3343	W9:1007	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3916353
Warp Occupancy Distribution:
Stall:7977892	W0_Idle:2731864	W0_Scoreboard:14456280	W1:137859	W2:86808	W3:79141	W4:63337	W5:45655	W6:21470	W7:12385	W8:3343	W9:1007	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1566139
Warp Occupancy Distribution:
Stall:1792764	W0_Idle:1174446	W0_Scoreboard:21865756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2350214
warp_utilization0: 0.080332
warp_utilization1: 0.074206
warp_utilization2: 0.086458
traffic_breakdown_coretomem[CONST_ACC_R] = 34312 {8:4289,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2936016 {8:367002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5315168 {40:97859,72:2586,136:8931,}
traffic_breakdown_coretomem[INST_ACC_R] = 11600 {8:1450,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2614408 {8:326801,}
traffic_breakdown_memtocore[CONST_ACC_R] = 308808 {72:4289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49880856 {136:366771,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 873520 {8:109190,}
traffic_breakdown_memtocore[INST_ACC_R] = 197200 {136:1450,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 44444936 {136:326801,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 597 
averagemflatency_1 = 646 
averagemflatency_2= 545 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3760 
max_icnt2sh_latency = 453052 
mrq_lat_table:194508 	8882 	10746 	21535 	55271 	59896 	54732 	31964 	8098 	684 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3075 	10310 	22459 	61696 	268499 	358231 	81394 	1381 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112193 	31954 	45000 	85953 	142906 	204053 	164369 	21885 	491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33128 	592267 	70964 	1494 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	49919 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	141 	761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        16        18        23        27        20        21        18        16        29        34        32        20        27        27 
dram[1]:        23        20        19        15        28        20        21        20        18        14        25        18        32        22        27        22 
dram[2]:        24        20        16        18        22        26        20        20        14        15        18        19        30        26        31        30 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        22        21        26 
dram[4]:        20        25        19        16        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        17        16        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4521      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3796      3879      4485      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2915      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.436199  1.425048  1.552066  1.576615  1.644215  1.622452  1.561969  1.607291  1.684764  1.709716  1.672564  1.643258  1.442411  1.447740  1.424606  1.423136 
dram[1]:  1.436195  1.467448  1.562686  1.545227  1.608082  1.604431  1.605954  1.595801  1.650014  1.686633  1.655533  1.687317  1.455866  1.419179  1.438939  1.420711 
dram[2]:  1.410728  1.431537  1.542429  1.561229  1.662698  1.645397  1.569313  1.603443  1.672691  1.690847  1.661390  1.665767  1.447626  1.452180  1.421415  1.432171 
dram[3]:  1.406713  1.434630  1.549666  1.591241  1.643517  1.631830  1.574554  1.573790  1.668082  1.676737  1.657018  1.663343  1.464050  1.445312  1.412782  1.446142 
dram[4]:  1.399851  1.425442  1.554479  1.583297  1.684905  1.619077  1.581562  1.600181  1.666382  1.645144  1.622999  1.695192  1.440773  1.447816  1.419051  1.403475 
dram[5]:  1.417087  1.452184  1.537962  1.563697  1.628654  1.665679  1.567901  1.567826  1.657386  1.646833  1.645198  1.680605  1.464847  1.439565  1.431679  1.432507 
average row locality = 446318/285568 = 1.562913
average row locality_1 = 248883/151885 = 1.638628
average row locality_2 = 197435/133683 = 1.476889
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3522      3557      3397      3366      3928      3871      4710      4623      4671      4486      4543      4438      3876      3876      3798      3740 
dram[1]:      3578      3488      3317      3352      3877      3839      4659      4646      4665      4788      4528      4596      3870      3795      3688      3718 
dram[2]:      3545      3436      3343      3409      3877      3863      4528      4613      4638      4678      4473      4379      3866      3896      3717      3695 
dram[3]:      3464      3542      3350      3352      3983      3993      4650      4543      4648      4826      4470      4489      3861      3816      3758      3692 
dram[4]:      3625      3558      3475      3306      3997      4071      4691      4505      4635      4713      4429      4436      3979      3832      3769      3635 
dram[5]:      3510      3539      3419      3389      3892      3899      4657      4619      4648      4743      4625      4486      3787      3770      3751      3640 
total reads: 386229
bank skew: 4826/3306 = 1.46
chip skew: 64656/63956 = 1.01
number of total write accesses:
dram[0]:       136       141       359       369      1174      1144       810       800      1256      1233      1224      1131       144       127         0         0 
dram[1]:       136       141       360       355      1137      1085       843       826      1313      1294      1173      1178       138       112         0         0 
dram[2]:       137       150       365       352      1151      1088       770       789      1285      1289      1194      1173       128        67         0         0 
dram[3]:       140       145       363       354      1176      1144       820       789      1247      1279      1197      1183       130        69         0         0 
dram[4]:       135       151       377       372      1238      1123       816       806      1214      1249      1146      1170       120        80         0         0 
dram[5]:       139       151       369       367      1178      1158       804       790      1186      1263      1199      1181       130        65         0         0 
total reads: 60090
min_bank_accesses = 0!
chip skew: 10091/9938 = 1.02
average mf latency per bank:
dram[0]:        790       713       720       657      1161      1137      1400      1216      1190      1090      1308      1230      1431      1322       989       912
dram[1]:        703       617       668       637      1090      1088      1216      1154      1102      1051      1262      1186      1326      1264       824       785
dram[2]:        742       740       682       696      1196      1203      1273      1281      1099      1131      1303      1299      1388      1812       942       954
dram[3]:        659       697       640       662      1112      1164      1180      1239      1059      1113      1210      1244      1280      1320       825       818
dram[4]:        804       729       734       663      1226      1128      1341      1261      1207      1096      1373      1232      1526      1337      1039       924
dram[5]:        632       666       644       666      1107      1137      1142      1217      1063      1117      1218      1227      1253      1288       783       782
maximum mf latency per bank:
dram[0]:       2451      2881      3314      3420      4210      3757      4179      4095      3868      2317      3323      3784      3528      2998      2753      3343
dram[1]:       2580      3435      3484      3693      3132      3343      2433      3721      2681      3052      2903      3269      3926      4187      2712      3496
dram[2]:       3356      3072      3034      3235      3092      3871      4080      3113      2774      3686      3141      3100      4100      3367      2552      2287
dram[3]:       3174      2422      3240      3248      3150      2902      2214      2580      3537      3597      3113      3846      3516      3871      3421      4056
dram[4]:       3485      3296      3141      3776      3603      3526      3784      2682      3479      2779      4431      3618      3879      3238      3523      3177
dram[5]:       3344      2552      3531      3165      3522      3704      3377      2537      2684      3452      3358      2908      3184      3231      2911      2685
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359546 n_act=47580 n_pre=47564 n_req=70990 n_req_1=16910 n_req_2=54080 n_req_3=0 n_rd=128804 n_write=14535 bw_util=0.4562 bw_util_1=0.0978 bw_util_2=0.3584 bw_util_3=0 blp=5.599573 blp_1= 2.143277 blp_2= 3.865005 blp_3= -nan
 n_activity=553871 dram_eff=0.4926 dram_eff_1=0.1056 dram_eff_2=0.387 dram_eff_3=0
bk0: 7044a 471358i bk1: 7114a 468757i bk2: 6794a 459595i bk3: 6732a 464160i bk4: 7856a 371192i bk5: 7742a 371714i bk6: 9420a 368911i bk7: 9246a 370406i bk8: 9342a 357825i bk9: 8972a 365716i bk10: 9086a 360943i bk11: 8876a 368216i bk12: 7752a 448249i bk13: 7752a 449813i bk14: 7596a 456587i bk15: 7480a 458425i 
bw_dist = 0.098	0.358	0.000	0.470	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68114
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359392 n_act=47634 n_pre=47618 n_req=71029 n_req_1=16631 n_req_2=54398 n_req_3=0 n_rd=128807 n_write=14578 bw_util=0.4563 bw_util_1=0.09605 bw_util_2=0.3603 bw_util_3=0 blp=5.565818 blp_1= 2.088268 blp_2= 3.877444 blp_3= -nan
 n_activity=551438 dram_eff=0.4949 dram_eff_1=0.1042 dram_eff_2=0.3907 dram_eff_3=0
bk0: 7156a 466509i bk1: 6976a 474248i bk2: 6634a 467239i bk3: 6704a 466211i bk4: 7754a 380930i bk5: 7678a 380899i bk6: 9318a 373225i bk7: 9292a 371614i bk8: 9330a 353749i bk9: 9576a 350063i bk10: 9056a 368121i bk11: 9192a 363269i bk12: 7740a 449620i bk13: 7589a 450015i bk14: 7376a 462273i bk15: 7436a 459853i 
bw_dist = 0.096	0.360	0.000	0.466	0.078
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32451
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=361317 n_act=47204 n_pre=47188 n_req=70438 n_req_1=16261 n_req_2=54177 n_req_3=0 n_rd=127912 n_write=14408 bw_util=0.4528 bw_util_1=0.09384 bw_util_2=0.359 bw_util_3=0 blp=5.563876 blp_1= 2.089066 blp_2= 3.896044 blp_3= -nan
 n_activity=554507 dram_eff=0.4884 dram_eff_1=0.1012 dram_eff_2=0.3872 dram_eff_3=0
bk0: 7090a 468769i bk1: 6872a 471133i bk2: 6686a 462457i bk3: 6818a 460279i bk4: 7754a 376821i bk5: 7726a 375877i bk6: 9056a 377721i bk7: 9226a 372917i bk8: 9276a 357666i bk9: 9356a 349620i bk10: 8946a 367113i bk11: 8758a 368826i bk12: 7732a 449537i bk13: 7792a 453454i bk14: 7434a 460163i bk15: 7390a 458991i 
bw_dist = 0.094	0.359	0.000	0.474	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.63869
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359322 n_act=47639 n_pre=47623 n_req=70974 n_req_1=16624 n_req_2=54350 n_req_3=0 n_rd=128874 n_write=14571 bw_util=0.4563 bw_util_1=0.09626 bw_util_2=0.3601 bw_util_3=0 blp=5.510663 blp_1= 2.104517 blp_2= 3.836491 blp_3= -nan
 n_activity=556155 dram_eff=0.4907 dram_eff_1=0.1035 dram_eff_2=0.3872 dram_eff_3=0
bk0: 6928a 471785i bk1: 7084a 468540i bk2: 6700a 465281i bk3: 6704a 467257i bk4: 7966a 377458i bk5: 7986a 370727i bk6: 9300a 371275i bk7: 9086a 373514i bk8: 9296a 360214i bk9: 9652a 351544i bk10: 8940a 366008i bk11: 8978a 364509i bk12: 7722a 453141i bk13: 7632a 458843i bk14: 7516a 460546i bk15: 7384a 462145i 
bw_dist = 0.096	0.360	0.000	0.474	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46137
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=358459 n_act=47872 n_pre=47858 n_req=71148 n_req_1=17025 n_req_2=54123 n_req_3=0 n_rd=129306 n_write=14534 bw_util=0.4576 bw_util_1=0.09887 bw_util_2=0.3587 bw_util_3=0 blp=5.617209 blp_1= 2.115534 blp_2= 3.888007 blp_3= -nan
 n_activity=554355 dram_eff=0.4937 dram_eff_1=0.1067 dram_eff_2=0.387 dram_eff_3=0
bk0: 7250a 466051i bk1: 7116a 467318i bk2: 6950a 455285i bk3: 6610a 464877i bk4: 7994a 368433i bk5: 8142a 370730i bk6: 9382a 372236i bk7: 9008a 370095i bk8: 9270a 359632i bk9: 9426a 352787i bk10: 8858a 368550i bk11: 8870a 365989i bk12: 7958a 445234i bk13: 7664a 453050i bk14: 7538a 457355i bk15: 7270a 458305i 
bw_dist = 0.099	0.359	0.000	0.469	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89099
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359543 n_act=47641 n_pre=47625 n_req=70865 n_req_1=16563 n_req_2=54302 n_req_3=0 n_rd=128748 n_write=14472 bw_util=0.4556 bw_util_1=0.09577 bw_util_2=0.3599 bw_util_3=0 blp=5.532082 blp_1= 2.096855 blp_2= 3.864197 blp_3= -nan
 n_activity=552371 dram_eff=0.4933 dram_eff_1=0.1037 dram_eff_2=0.3896 dram_eff_3=0
bk0: 7020a 471440i bk1: 7078a 470252i bk2: 6838a 462129i bk3: 6778a 462730i bk4: 7784a 374767i bk5: 7798a 377054i bk6: 9314a 373771i bk7: 9238a 372382i bk8: 9296a 366324i bk9: 9486a 352625i bk10: 9250a 363290i bk11: 8972a 367315i bk12: 7574a 454224i bk13: 7540a 457760i bk14: 7502a 460371i bk15: 7280a 462955i 
bw_dist = 0.096	0.360	0.000	0.468	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68261, Miss = 32445, Miss_rate = 0.475, Pending_hits = 1090, Reservation_fails = 18183
L2_cache_bank[1]: Access = 67183, Miss = 31957, Miss_rate = 0.476, Pending_hits = 1060, Reservation_fails = 15920
L2_cache_bank[2]: Access = 67142, Miss = 32183, Miss_rate = 0.479, Pending_hits = 1078, Reservation_fails = 14147
L2_cache_bank[3]: Access = 66597, Miss = 32223, Miss_rate = 0.484, Pending_hits = 1050, Reservation_fails = 10427
L2_cache_bank[4]: Access = 67896, Miss = 31987, Miss_rate = 0.471, Pending_hits = 1117, Reservation_fails = 16169
L2_cache_bank[5]: Access = 68690, Miss = 31970, Miss_rate = 0.465, Pending_hits = 1127, Reservation_fails = 15548
L2_cache_bank[6]: Access = 66504, Miss = 32186, Miss_rate = 0.484, Pending_hits = 1144, Reservation_fails = 13002
L2_cache_bank[7]: Access = 66923, Miss = 32259, Miss_rate = 0.482, Pending_hits = 1068, Reservation_fails = 17884
L2_cache_bank[8]: Access = 68222, Miss = 32600, Miss_rate = 0.478, Pending_hits = 1111, Reservation_fails = 22497
L2_cache_bank[9]: Access = 67646, Miss = 32057, Miss_rate = 0.474, Pending_hits = 1142, Reservation_fails = 15776
L2_cache_bank[10]: Access = 66668, Miss = 32289, Miss_rate = 0.484, Pending_hits = 1022, Reservation_fails = 10015
L2_cache_bank[11]: Access = 66862, Miss = 32087, Miss_rate = 0.480, Pending_hits = 1086, Reservation_fails = 13588
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68261, Miss = 32445 (0.475), PendingHit = 1090 (0.016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67183, Miss = 31957 (0.476), PendingHit = 1060 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67142, Miss = 32183 (0.479), PendingHit = 1078 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66597, Miss = 32223 (0.484), PendingHit = 1050 (0.0158)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67896, Miss = 31987 (0.471), PendingHit = 1117 (0.0165)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68690, Miss = 31970 (0.465), PendingHit = 1127 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66504, Miss = 32186 (0.484), PendingHit = 1144 (0.0172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66923, Miss = 32259 (0.482), PendingHit = 1068 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68222, Miss = 32600 (0.478), PendingHit = 1111 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67646, Miss = 32057 (0.474), PendingHit = 1142 (0.0169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66668, Miss = 32289 (0.484), PendingHit = 1022 (0.0153)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66862, Miss = 32087 (0.48), PendingHit = 1086 (0.0162)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.471
Stream 2: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 409584
Stream 1: Misses  = 192788
Stream 2: Accesses  = 399010
Stream 2: Misses  = 193455
Stream 1+2: Accesses  = 808594
Stream 1+2: Misses  = 386243
Total Accesses  = 808594
MPKI-CORES
CORE_L2MPKI_0	24.794
CORE_L2MPKI_1	30.731
CORE_L2MPKI_2	24.477
CORE_L2MPKI_3	30.789
CORE_L2MPKI_4	25.111
CORE_L2MPKI_5	28.320
CORE_L2MPKI_6	25.361
CORE_L2MPKI_7	30.259
CORE_L2MPKI_8	24.292
CORE_L2MPKI_9	30.172
CORE_L2MPKI_10	2.537
CORE_L2MPKI_11	2.506
CORE_L2MPKI_12	2.625
CORE_L2MPKI_13	2.499
CORE_L2MPKI_14	2.595
CORE_L2MPKI_15	2.628
CORE_L2MPKI_16	2.510
CORE_L2MPKI_17	2.651
CORE_L2MPKI_18	2.484
CORE_L2MPKI_19	2.523
CORE_L2MPKI_20	2.473
CORE_L2MPKI_21	2.503
CORE_L2MPKI_22	2.490
CORE_L2MPKI_23	2.554
CORE_L2MPKI_24	2.512
CORE_L2MPKI_25	2.593
CORE_L2MPKI_26	2.509
CORE_L2MPKI_27	2.554
CORE_L2MPKI_28	2.489
CORE_L2MPKI_29	2.538
CORE_L2MPKI_30	2.577
CORE_L2MPKI_31	2.790
CORE_L2MPKI_32	2.598
CORE_L2MPKI_33	2.574
CORE_L2MPKI_34	2.742
CORE_L2MPKI_35	2.779
CORE_L2MPKI_36	2.717
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.531
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.590
CORE_L2MPKI_41	2.578
CORE_L2MPKI_42	2.576
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.544
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.607
CORE_L2MPKI_47	2.566
CORE_L2MPKI_48	2.519
CORE_L2MPKI_49	2.592
CORE_L2MPKI_50	2.604
CORE_L2MPKI_51	2.656
CORE_L2MPKI_52	2.488
CORE_L2MPKI_53	2.564
CORE_L2MPKI_54	2.556
CORE_L2MPKI_55	2.586
CORE_L2MPKI_56	2.660
CORE_L2MPKI_57	2.512
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.500
Avg_MPKI_Stream1= 10.836
Avg_MPKI_Stream2= 2.603
MISSES-CORES
CORE_MISSES_0	7180
CORE_MISSES_1	7091
CORE_MISSES_2	7282
CORE_MISSES_3	7400
CORE_MISSES_4	7341
CORE_MISSES_5	6933
CORE_MISSES_6	6995
CORE_MISSES_7	7122
CORE_MISSES_8	6832
CORE_MISSES_9	6820
CORE_MISSES_10	5786
CORE_MISSES_11	5668
CORE_MISSES_12	6704
CORE_MISSES_13	5501
CORE_MISSES_14	5620
CORE_MISSES_15	5769
CORE_MISSES_16	5932
CORE_MISSES_17	5734
CORE_MISSES_18	5555
CORE_MISSES_19	5801
CORE_MISSES_20	6115
CORE_MISSES_21	6162
CORE_MISSES_22	6263
CORE_MISSES_23	6321
CORE_MISSES_24	6707
CORE_MISSES_25	6123
CORE_MISSES_26	6708
CORE_MISSES_27	6671
CORE_MISSES_28	6497
CORE_MISSES_29	6155
CORE_MISSES_30	6942
CORE_MISSES_31	6076
CORE_MISSES_32	6958
CORE_MISSES_33	6194
CORE_MISSES_34	6169
CORE_MISSES_35	6092
CORE_MISSES_36	6846
CORE_MISSES_37	6160
CORE_MISSES_38	6791
CORE_MISSES_39	5997
CORE_MISSES_40	6841
CORE_MISSES_41	6154
CORE_MISSES_42	6796
CORE_MISSES_43	6343
CORE_MISSES_44	6703
CORE_MISSES_45	6166
CORE_MISSES_46	6580
CORE_MISSES_47	6852
CORE_MISSES_48	6750
CORE_MISSES_49	6118
CORE_MISSES_50	6801
CORE_MISSES_51	6029
CORE_MISSES_52	6588
CORE_MISSES_53	6059
CORE_MISSES_54	6598
CORE_MISSES_55	6384
CORE_MISSES_56	6830
CORE_MISSES_57	5895
CORE_MISSES_58	6730
CORE_MISSES_59	6013
L2_MISSES = 386243
L2_total_cache_accesses = 808594
L2_total_cache_misses = 386243
L2_total_cache_miss_rate = 0.4777
L2_total_cache_pending_hits = 13095
L2_total_cache_reservation_fails = 183156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 313317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127910
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3598
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 270
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5346
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 281327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8866
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 36608
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 33613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14085
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1298
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2202
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3597167
icnt_total_pkts_simt_to_mem=947673
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       9.4924
gpu_ipc_2 =     266.8720
gpu_tot_sim_cycle_stream_1 = 453046
gpu_tot_sim_cycle_stream_2 = 452365
gpu_sim_insn_1 = 4300491
gpu_sim_insn_2 = 120723568
gpu_sim_cycle = 453053
gpu_sim_insn = 125024059
gpu_ipc =     275.9590
gpu_tot_sim_cycle = 453053
gpu_tot_sim_insn = 125024059
gpu_tot_ipc =     275.9590
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2232003
gpu_stall_icnt2sh    = 3789493
gpu_total_sim_rate=197822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2295806
	L1I_total_cache_misses = 12640
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 24616, Miss = 18542, Miss_rate = 0.753, Pending_hits = 1651, Reservation_fails = 369906
	L1D_cache_core[1]: Access = 24814, Miss = 18535, Miss_rate = 0.747, Pending_hits = 1680, Reservation_fails = 367988
	L1D_cache_core[2]: Access = 24985, Miss = 18902, Miss_rate = 0.757, Pending_hits = 1684, Reservation_fails = 371504
	L1D_cache_core[3]: Access = 23640, Miss = 18363, Miss_rate = 0.777, Pending_hits = 1661, Reservation_fails = 364566
	L1D_cache_core[4]: Access = 25722, Miss = 19002, Miss_rate = 0.739, Pending_hits = 1775, Reservation_fails = 373883
	L1D_cache_core[5]: Access = 23164, Miss = 17610, Miss_rate = 0.760, Pending_hits = 1694, Reservation_fails = 360944
	L1D_cache_core[6]: Access = 23562, Miss = 17839, Miss_rate = 0.757, Pending_hits = 1630, Reservation_fails = 378139
	L1D_cache_core[7]: Access = 24806, Miss = 18570, Miss_rate = 0.749, Pending_hits = 1773, Reservation_fails = 362759
	L1D_cache_core[8]: Access = 23301, Miss = 17473, Miss_rate = 0.750, Pending_hits = 1661, Reservation_fails = 367819
	L1D_cache_core[9]: Access = 23027, Miss = 17585, Miss_rate = 0.764, Pending_hits = 1503, Reservation_fails = 367007
	L1D_cache_core[10]: Access = 6614, Miss = 5745, Miss_rate = 0.869, Pending_hits = 174, Reservation_fails = 16904
	L1D_cache_core[11]: Access = 6348, Miss = 5686, Miss_rate = 0.896, Pending_hits = 113, Reservation_fails = 17698
	L1D_cache_core[12]: Access = 8591, Miss = 7014, Miss_rate = 0.816, Pending_hits = 220, Reservation_fails = 22289
	L1D_cache_core[13]: Access = 6880, Miss = 5841, Miss_rate = 0.849, Pending_hits = 143, Reservation_fails = 26013
	L1D_cache_core[14]: Access = 6382, Miss = 5506, Miss_rate = 0.863, Pending_hits = 182, Reservation_fails = 16404
	L1D_cache_core[15]: Access = 6823, Miss = 5850, Miss_rate = 0.857, Pending_hits = 101, Reservation_fails = 20785
	L1D_cache_core[16]: Access = 7339, Miss = 6205, Miss_rate = 0.845, Pending_hits = 200, Reservation_fails = 20527
	L1D_cache_core[17]: Access = 6485, Miss = 5622, Miss_rate = 0.867, Pending_hits = 128, Reservation_fails = 18974
	L1D_cache_core[18]: Access = 6149, Miss = 5494, Miss_rate = 0.893, Pending_hits = 168, Reservation_fails = 14962
	L1D_cache_core[19]: Access = 6766, Miss = 5919, Miss_rate = 0.875, Pending_hits = 133, Reservation_fails = 15282
	L1D_cache_core[20]: Access = 5931, Miss = 5692, Miss_rate = 0.960, Pending_hits = 114, Reservation_fails = 6277
	L1D_cache_core[21]: Access = 5787, Miss = 5705, Miss_rate = 0.986, Pending_hits = 60, Reservation_fails = 5162
	L1D_cache_core[22]: Access = 6131, Miss = 5835, Miss_rate = 0.952, Pending_hits = 120, Reservation_fails = 4600
	L1D_cache_core[23]: Access = 5809, Miss = 5750, Miss_rate = 0.990, Pending_hits = 24, Reservation_fails = 3869
	L1D_cache_core[24]: Access = 6302, Miss = 6136, Miss_rate = 0.974, Pending_hits = 114, Reservation_fails = 3770
	L1D_cache_core[25]: Access = 5543, Miss = 5501, Miss_rate = 0.992, Pending_hits = 42, Reservation_fails = 6524
	L1D_cache_core[26]: Access = 6303, Miss = 6141, Miss_rate = 0.974, Pending_hits = 96, Reservation_fails = 3425
	L1D_cache_core[27]: Access = 6143, Miss = 6065, Miss_rate = 0.987, Pending_hits = 48, Reservation_fails = 4161
	L1D_cache_core[28]: Access = 6156, Miss = 6028, Miss_rate = 0.979, Pending_hits = 84, Reservation_fails = 5966
	L1D_cache_core[29]: Access = 5723, Miss = 5648, Miss_rate = 0.987, Pending_hits = 36, Reservation_fails = 6973
	L1D_cache_core[30]: Access = 6327, Miss = 6327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4142
	L1D_cache_core[31]: Access = 5119, Miss = 5119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8015
	L1D_cache_core[32]: Access = 6284, Miss = 6284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2974
	L1D_cache_core[33]: Access = 5649, Miss = 5649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6443
	L1D_cache_core[34]: Access = 5295, Miss = 5295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5676
	L1D_cache_core[35]: Access = 5187, Miss = 5187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8171
	L1D_cache_core[36]: Access = 5903, Miss = 5903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4674
	L1D_cache_core[37]: Access = 5688, Miss = 5688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6563
	L1D_cache_core[38]: Access = 6314, Miss = 6314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4847
	L1D_cache_core[39]: Access = 5215, Miss = 5215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8612
	L1D_cache_core[40]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4306
	L1D_cache_core[41]: Access = 5644, Miss = 5644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8017
	L1D_cache_core[42]: Access = 6204, Miss = 6204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2747
	L1D_cache_core[43]: Access = 5751, Miss = 5751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7396
	L1D_cache_core[44]: Access = 6177, Miss = 6177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1950
	L1D_cache_core[45]: Access = 5609, Miss = 5609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5102
	L1D_cache_core[46]: Access = 5929, Miss = 5929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4106
	L1D_cache_core[47]: Access = 6271, Miss = 6271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572
	L1D_cache_core[48]: Access = 6321, Miss = 6321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4451
	L1D_cache_core[49]: Access = 5554, Miss = 5554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6901
	L1D_cache_core[50]: Access = 6143, Miss = 6143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5237
	L1D_cache_core[51]: Access = 5301, Miss = 5301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5632
	L1D_cache_core[52]: Access = 6218, Miss = 6218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3354
	L1D_cache_core[53]: Access = 5592, Miss = 5592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7962
	L1D_cache_core[54]: Access = 6087, Miss = 6087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2253
	L1D_cache_core[55]: Access = 5813, Miss = 5813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7893
	L1D_cache_core[56]: Access = 6002, Miss = 6002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3157
	L1D_cache_core[57]: Access = 5481, Miss = 5481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8478
	L1D_cache_core[58]: Access = 6008, Miss = 6008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3315
	L1D_cache_core[59]: Access = 5650, Miss = 5650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5840
	L1D_total_cache_accesses = 544786
	L1D_total_cache_misses = 474748
	L1D_total_cache_miss_rate = 0.8714
	L1D_total_cache_pending_hits = 19012
	L1D_total_cache_reservation_fails = 4085866
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 230474
	L1C_total_cache_misses = 7279
	L1C_total_cache_miss_rate = 0.0316
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 127026
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 326801
	L1T_total_cache_miss_rate = 0.3784
	L1T_total_cache_pending_hits = 536839
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2696045
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223195
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7279
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127026
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 536839
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 326801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1389821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2283166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1848, 999, 1023, 1012, 1049, 1401, 1049, 1307, 1479, 835, 1008, 1792, 1034, 322, 1049, 1244, 1049, 728, 971, 1135, 1062, 1123, 995, 1071, 1062, 683, 1049, 672, 1049, 663, 1049, 627, 646, 526, 632, 597, 1067, 596, 591, 595, 1059, 614, 636, 1029, 625, 591, 570, 982, 
gpgpu_n_tot_thrd_icount = 139748288
gpgpu_n_tot_w_icount = 4367134
gpgpu_n_stall_shd_mem = 7819446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 367002
gpgpu_n_mem_write_global = 109376
gpgpu_n_mem_texture = 326801
gpgpu_n_mem_const = 4289
gpgpu_n_load_insn  = 8960942
gpgpu_n_store_insn = 364841
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1855426
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 127026
gpgpu_stall_shd_mem[c_mem][bk_conf] = 127026
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4229399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9770656	W0_Idle:3906310	W0_Scoreboard:36322036	W1:137859	W2:86808	W3:79141	W4:63337	W5:45655	W6:21470	W7:12385	W8:3343	W9:1007	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3916353
Warp Occupancy Distribution:
Stall:7977892	W0_Idle:2731864	W0_Scoreboard:14456280	W1:137859	W2:86808	W3:79141	W4:63337	W5:45655	W6:21470	W7:12385	W8:3343	W9:1007	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1566139
Warp Occupancy Distribution:
Stall:1792764	W0_Idle:1174446	W0_Scoreboard:21865756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2350214
warp_utilization0: 0.080332
warp_utilization1: 0.074206
warp_utilization2: 0.086458
traffic_breakdown_coretomem[CONST_ACC_R] = 34312 {8:4289,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2936016 {8:367002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5315168 {40:97859,72:2586,136:8931,}
traffic_breakdown_coretomem[INST_ACC_R] = 11600 {8:1450,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2614408 {8:326801,}
traffic_breakdown_memtocore[CONST_ACC_R] = 308808 {72:4289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49880856 {136:366771,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 873520 {8:109190,}
traffic_breakdown_memtocore[INST_ACC_R] = 197200 {136:1450,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 44444936 {136:326801,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 597 
averagemflatency_1 = 646 
averagemflatency_2= 545 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3760 
max_icnt2sh_latency = 453052 
mrq_lat_table:194508 	8882 	10746 	21535 	55271 	59896 	54732 	31964 	8098 	684 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3075 	10310 	22459 	61696 	268499 	358231 	81394 	1381 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112193 	31954 	45000 	85953 	142906 	204053 	164369 	21885 	491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33128 	592267 	70964 	1494 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	49919 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	141 	761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        16        18        23        27        20        21        18        16        29        34        32        20        27        27 
dram[1]:        23        20        19        15        28        20        21        20        18        14        25        18        32        22        27        22 
dram[2]:        24        20        16        18        22        26        20        20        14        15        18        19        30        26        31        30 
dram[3]:        20        20        18        18        23        24        20        20        17        14        27        30        32        22        21        26 
dram[4]:        20        25        19        16        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        17        16        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      3671      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3246      3634      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4521      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      3796      3879      4485      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2915      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.436199  1.425048  1.552066  1.576615  1.644215  1.622452  1.561969  1.607291  1.684764  1.709716  1.672564  1.643258  1.442411  1.447740  1.424606  1.423136 
dram[1]:  1.436195  1.467448  1.562686  1.545227  1.608082  1.604431  1.605954  1.595801  1.650014  1.686633  1.655533  1.687317  1.455866  1.419179  1.438939  1.420711 
dram[2]:  1.410728  1.431537  1.542429  1.561229  1.662698  1.645397  1.569313  1.603443  1.672691  1.690847  1.661390  1.665767  1.447626  1.452180  1.421415  1.432171 
dram[3]:  1.406713  1.434630  1.549666  1.591241  1.643517  1.631830  1.574554  1.573790  1.668082  1.676737  1.657018  1.663343  1.464050  1.445312  1.412782  1.446142 
dram[4]:  1.399851  1.425442  1.554479  1.583297  1.684905  1.619077  1.581562  1.600181  1.666382  1.645144  1.622999  1.695192  1.440773  1.447816  1.419051  1.403475 
dram[5]:  1.417087  1.452184  1.537962  1.563697  1.628654  1.665679  1.567901  1.567826  1.657386  1.646833  1.645198  1.680605  1.464847  1.439565  1.431679  1.432507 
average row locality = 446318/285568 = 1.562913
average row locality_1 = 248883/151885 = 1.638628
average row locality_2 = 197435/133683 = 1.476889
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3522      3557      3397      3366      3928      3871      4710      4623      4671      4486      4543      4438      3876      3876      3798      3740 
dram[1]:      3578      3488      3317      3352      3877      3839      4659      4646      4665      4788      4528      4596      3870      3795      3688      3718 
dram[2]:      3545      3436      3343      3409      3877      3863      4528      4613      4638      4678      4473      4379      3866      3896      3717      3695 
dram[3]:      3464      3542      3350      3352      3983      3993      4650      4543      4648      4826      4470      4489      3861      3816      3758      3692 
dram[4]:      3625      3558      3475      3306      3997      4071      4691      4505      4635      4713      4429      4436      3979      3832      3769      3635 
dram[5]:      3510      3539      3419      3389      3892      3899      4657      4619      4648      4743      4625      4486      3787      3770      3751      3640 
total reads: 386229
bank skew: 4826/3306 = 1.46
chip skew: 64656/63956 = 1.01
number of total write accesses:
dram[0]:       136       141       359       369      1174      1144       810       800      1256      1233      1224      1131       144       127         0         0 
dram[1]:       136       141       360       355      1137      1085       843       826      1313      1294      1173      1178       138       112         0         0 
dram[2]:       137       150       365       352      1151      1088       770       789      1285      1289      1194      1173       128        67         0         0 
dram[3]:       140       145       363       354      1176      1144       820       789      1247      1279      1197      1183       130        69         0         0 
dram[4]:       135       151       377       372      1238      1123       816       806      1214      1249      1146      1170       120        80         0         0 
dram[5]:       139       151       369       367      1178      1158       804       790      1186      1263      1199      1181       130        65         0         0 
total reads: 60090
min_bank_accesses = 0!
chip skew: 10091/9938 = 1.02
average mf latency per bank:
dram[0]:        790       713       720       657      1161      1137      1400      1216      1190      1090      1308      1230      1431      1322       989       912
dram[1]:        703       617       668       637      1090      1088      1216      1154      1102      1051      1262      1186      1326      1264       824       785
dram[2]:        742       740       682       696      1196      1203      1273      1281      1099      1131      1303      1299      1388      1812       942       954
dram[3]:        659       697       640       662      1112      1164      1180      1239      1059      1113      1210      1244      1280      1320       825       818
dram[4]:        804       729       734       663      1226      1128      1341      1261      1207      1096      1373      1232      1526      1337      1039       924
dram[5]:        632       666       644       666      1107      1137      1142      1217      1063      1117      1218      1227      1253      1288       783       782
maximum mf latency per bank:
dram[0]:       2451      2881      3314      3420      4210      3757      4179      4095      3868      2317      3323      3784      3528      2998      2753      3343
dram[1]:       2580      3435      3484      3693      3132      3343      2433      3721      2681      3052      2903      3269      3926      4187      2712      3496
dram[2]:       3356      3072      3034      3235      3092      3871      4080      3113      2774      3686      3141      3100      4100      3367      2552      2287
dram[3]:       3174      2422      3240      3248      3150      2902      2214      2580      3537      3597      3113      3846      3516      3871      3421      4056
dram[4]:       3485      3296      3141      3776      3603      3526      3784      2682      3479      2779      4431      3618      3879      3238      3523      3177
dram[5]:       3344      2552      3531      3165      3522      3704      3377      2537      2684      3452      3358      2908      3184      3231      2911      2685
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359546 n_act=47580 n_pre=47564 n_req=70990 n_req_1=16910 n_req_2=54080 n_req_3=0 n_rd=128804 n_write=14535 bw_util=0.4562 bw_util_1=0.0978 bw_util_2=0.3584 bw_util_3=0 blp=5.599573 blp_1= 2.143277 blp_2= 3.865005 blp_3= -nan
 n_activity=553871 dram_eff=0.4926 dram_eff_1=0.1056 dram_eff_2=0.387 dram_eff_3=0
bk0: 7044a 471358i bk1: 7114a 468757i bk2: 6794a 459595i bk3: 6732a 464160i bk4: 7856a 371192i bk5: 7742a 371714i bk6: 9420a 368911i bk7: 9246a 370406i bk8: 9342a 357825i bk9: 8972a 365716i bk10: 9086a 360943i bk11: 8876a 368216i bk12: 7752a 448249i bk13: 7752a 449813i bk14: 7596a 456587i bk15: 7480a 458425i 
bw_dist = 0.098	0.358	0.000	0.470	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68114
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359392 n_act=47634 n_pre=47618 n_req=71029 n_req_1=16631 n_req_2=54398 n_req_3=0 n_rd=128807 n_write=14578 bw_util=0.4563 bw_util_1=0.09605 bw_util_2=0.3603 bw_util_3=0 blp=5.565818 blp_1= 2.088268 blp_2= 3.877444 blp_3= -nan
 n_activity=551438 dram_eff=0.4949 dram_eff_1=0.1042 dram_eff_2=0.3907 dram_eff_3=0
bk0: 7156a 466509i bk1: 6976a 474248i bk2: 6634a 467239i bk3: 6704a 466211i bk4: 7754a 380930i bk5: 7678a 380899i bk6: 9318a 373225i bk7: 9292a 371614i bk8: 9330a 353749i bk9: 9576a 350063i bk10: 9056a 368121i bk11: 9192a 363269i bk12: 7740a 449620i bk13: 7589a 450015i bk14: 7376a 462273i bk15: 7436a 459853i 
bw_dist = 0.096	0.360	0.000	0.466	0.078
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32451
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=361317 n_act=47204 n_pre=47188 n_req=70438 n_req_1=16261 n_req_2=54177 n_req_3=0 n_rd=127912 n_write=14408 bw_util=0.4528 bw_util_1=0.09384 bw_util_2=0.359 bw_util_3=0 blp=5.563876 blp_1= 2.089066 blp_2= 3.896044 blp_3= -nan
 n_activity=554507 dram_eff=0.4884 dram_eff_1=0.1012 dram_eff_2=0.3872 dram_eff_3=0
bk0: 7090a 468769i bk1: 6872a 471133i bk2: 6686a 462457i bk3: 6818a 460279i bk4: 7754a 376821i bk5: 7726a 375877i bk6: 9056a 377721i bk7: 9226a 372917i bk8: 9276a 357666i bk9: 9356a 349620i bk10: 8946a 367113i bk11: 8758a 368826i bk12: 7732a 449537i bk13: 7792a 453454i bk14: 7434a 460163i bk15: 7390a 458991i 
bw_dist = 0.094	0.359	0.000	0.474	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.63869
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359322 n_act=47639 n_pre=47623 n_req=70974 n_req_1=16624 n_req_2=54350 n_req_3=0 n_rd=128874 n_write=14571 bw_util=0.4563 bw_util_1=0.09626 bw_util_2=0.3601 bw_util_3=0 blp=5.510663 blp_1= 2.104517 blp_2= 3.836491 blp_3= -nan
 n_activity=556155 dram_eff=0.4907 dram_eff_1=0.1035 dram_eff_2=0.3872 dram_eff_3=0
bk0: 6928a 471785i bk1: 7084a 468540i bk2: 6700a 465281i bk3: 6704a 467257i bk4: 7966a 377458i bk5: 7986a 370727i bk6: 9300a 371275i bk7: 9086a 373514i bk8: 9296a 360214i bk9: 9652a 351544i bk10: 8940a 366008i bk11: 8978a 364509i bk12: 7722a 453141i bk13: 7632a 458843i bk14: 7516a 460546i bk15: 7384a 462145i 
bw_dist = 0.096	0.360	0.000	0.474	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46137
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=358459 n_act=47872 n_pre=47858 n_req=71148 n_req_1=17025 n_req_2=54123 n_req_3=0 n_rd=129306 n_write=14534 bw_util=0.4576 bw_util_1=0.09887 bw_util_2=0.3587 bw_util_3=0 blp=5.617209 blp_1= 2.115534 blp_2= 3.888007 blp_3= -nan
 n_activity=554355 dram_eff=0.4937 dram_eff_1=0.1067 dram_eff_2=0.387 dram_eff_3=0
bk0: 7250a 466051i bk1: 7116a 467318i bk2: 6950a 455285i bk3: 6610a 464877i bk4: 7994a 368433i bk5: 8142a 370730i bk6: 9382a 372236i bk7: 9008a 370095i bk8: 9270a 359632i bk9: 9426a 352787i bk10: 8858a 368550i bk11: 8870a 365989i bk12: 7958a 445234i bk13: 7664a 453050i bk14: 7538a 457355i bk15: 7270a 458305i 
bw_dist = 0.099	0.359	0.000	0.469	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89099
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598029 n_nop=359543 n_act=47641 n_pre=47625 n_req=70865 n_req_1=16563 n_req_2=54302 n_req_3=0 n_rd=128748 n_write=14472 bw_util=0.4556 bw_util_1=0.09577 bw_util_2=0.3599 bw_util_3=0 blp=5.532082 blp_1= 2.096855 blp_2= 3.864197 blp_3= -nan
 n_activity=552371 dram_eff=0.4933 dram_eff_1=0.1037 dram_eff_2=0.3896 dram_eff_3=0
bk0: 7020a 471440i bk1: 7078a 470252i bk2: 6838a 462129i bk3: 6778a 462730i bk4: 7784a 374767i bk5: 7798a 377054i bk6: 9314a 373771i bk7: 9238a 372382i bk8: 9296a 366324i bk9: 9486a 352625i bk10: 9250a 363290i bk11: 8972a 367315i bk12: 7574a 454224i bk13: 7540a 457760i bk14: 7502a 460371i bk15: 7280a 462955i 
bw_dist = 0.096	0.360	0.000	0.468	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68261, Miss = 32445, Miss_rate = 0.475, Pending_hits = 1090, Reservation_fails = 18183
L2_cache_bank[1]: Access = 67183, Miss = 31957, Miss_rate = 0.476, Pending_hits = 1060, Reservation_fails = 15920
L2_cache_bank[2]: Access = 67142, Miss = 32183, Miss_rate = 0.479, Pending_hits = 1078, Reservation_fails = 14147
L2_cache_bank[3]: Access = 66597, Miss = 32223, Miss_rate = 0.484, Pending_hits = 1050, Reservation_fails = 10427
L2_cache_bank[4]: Access = 67896, Miss = 31987, Miss_rate = 0.471, Pending_hits = 1117, Reservation_fails = 16169
L2_cache_bank[5]: Access = 68690, Miss = 31970, Miss_rate = 0.465, Pending_hits = 1127, Reservation_fails = 15548
L2_cache_bank[6]: Access = 66504, Miss = 32186, Miss_rate = 0.484, Pending_hits = 1144, Reservation_fails = 13002
L2_cache_bank[7]: Access = 66923, Miss = 32259, Miss_rate = 0.482, Pending_hits = 1068, Reservation_fails = 17884
L2_cache_bank[8]: Access = 68222, Miss = 32600, Miss_rate = 0.478, Pending_hits = 1111, Reservation_fails = 22497
L2_cache_bank[9]: Access = 67646, Miss = 32057, Miss_rate = 0.474, Pending_hits = 1142, Reservation_fails = 15776
L2_cache_bank[10]: Access = 66668, Miss = 32289, Miss_rate = 0.484, Pending_hits = 1022, Reservation_fails = 10015
L2_cache_bank[11]: Access = 66862, Miss = 32087, Miss_rate = 0.480, Pending_hits = 1086, Reservation_fails = 13588
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68261, Miss = 32445 (0.475), PendingHit = 1090 (0.016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67183, Miss = 31957 (0.476), PendingHit = 1060 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67142, Miss = 32183 (0.479), PendingHit = 1078 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66597, Miss = 32223 (0.484), PendingHit = 1050 (0.0158)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67896, Miss = 31987 (0.471), PendingHit = 1117 (0.0165)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68690, Miss = 31970 (0.465), PendingHit = 1127 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66504, Miss = 32186 (0.484), PendingHit = 1144 (0.0172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66923, Miss = 32259 (0.482), PendingHit = 1068 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68222, Miss = 32600 (0.478), PendingHit = 1111 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67646, Miss = 32057 (0.474), PendingHit = 1142 (0.0169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66668, Miss = 32289 (0.484), PendingHit = 1022 (0.0153)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66862, Miss = 32087 (0.48), PendingHit = 1086 (0.0162)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.471
Stream 2: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 409584
Stream 1: Misses  = 192788
Stream 2: Accesses  = 399010
Stream 2: Misses  = 193455
Stream 1+2: Accesses  = 808594
Stream 1+2: Misses  = 386243
Total Accesses  = 808594
MPKI-CORES
CORE_L2MPKI_0	24.794
CORE_L2MPKI_1	30.731
CORE_L2MPKI_2	24.477
CORE_L2MPKI_3	30.789
CORE_L2MPKI_4	25.111
CORE_L2MPKI_5	28.320
CORE_L2MPKI_6	25.361
CORE_L2MPKI_7	30.259
CORE_L2MPKI_8	24.292
CORE_L2MPKI_9	30.172
CORE_L2MPKI_10	2.537
CORE_L2MPKI_11	2.506
CORE_L2MPKI_12	2.625
CORE_L2MPKI_13	2.499
CORE_L2MPKI_14	2.595
CORE_L2MPKI_15	2.628
CORE_L2MPKI_16	2.510
CORE_L2MPKI_17	2.651
CORE_L2MPKI_18	2.484
CORE_L2MPKI_19	2.523
CORE_L2MPKI_20	2.473
CORE_L2MPKI_21	2.503
CORE_L2MPKI_22	2.490
CORE_L2MPKI_23	2.554
CORE_L2MPKI_24	2.512
CORE_L2MPKI_25	2.593
CORE_L2MPKI_26	2.509
CORE_L2MPKI_27	2.554
CORE_L2MPKI_28	2.489
CORE_L2MPKI_29	2.538
CORE_L2MPKI_30	2.577
CORE_L2MPKI_31	2.790
CORE_L2MPKI_32	2.598
CORE_L2MPKI_33	2.574
CORE_L2MPKI_34	2.742
CORE_L2MPKI_35	2.779
CORE_L2MPKI_36	2.717
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.531
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.590
CORE_L2MPKI_41	2.578
CORE_L2MPKI_42	2.576
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.544
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.607
CORE_L2MPKI_47	2.566
CORE_L2MPKI_48	2.519
CORE_L2MPKI_49	2.592
CORE_L2MPKI_50	2.604
CORE_L2MPKI_51	2.656
CORE_L2MPKI_52	2.488
CORE_L2MPKI_53	2.564
CORE_L2MPKI_54	2.556
CORE_L2MPKI_55	2.586
CORE_L2MPKI_56	2.660
CORE_L2MPKI_57	2.512
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.500
Avg_MPKI_Stream1= 10.836
Avg_MPKI_Stream2= 2.603
MISSES-CORES
CORE_MISSES_0	7180
CORE_MISSES_1	7091
CORE_MISSES_2	7282
CORE_MISSES_3	7400
CORE_MISSES_4	7341
CORE_MISSES_5	6933
CORE_MISSES_6	6995
CORE_MISSES_7	7122
CORE_MISSES_8	6832
CORE_MISSES_9	6820
CORE_MISSES_10	5786
CORE_MISSES_11	5668
CORE_MISSES_12	6704
CORE_MISSES_13	5501
CORE_MISSES_14	5620
CORE_MISSES_15	5769
CORE_MISSES_16	5932
CORE_MISSES_17	5734
CORE_MISSES_18	5555
CORE_MISSES_19	5801
CORE_MISSES_20	6115
CORE_MISSES_21	6162
CORE_MISSES_22	6263
CORE_MISSES_23	6321
CORE_MISSES_24	6707
CORE_MISSES_25	6123
CORE_MISSES_26	6708
CORE_MISSES_27	6671
CORE_MISSES_28	6497
CORE_MISSES_29	6155
CORE_MISSES_30	6942
CORE_MISSES_31	6076
CORE_MISSES_32	6958
CORE_MISSES_33	6194
CORE_MISSES_34	6169
CORE_MISSES_35	6092
CORE_MISSES_36	6846
CORE_MISSES_37	6160
CORE_MISSES_38	6791
CORE_MISSES_39	5997
CORE_MISSES_40	6841
CORE_MISSES_41	6154
CORE_MISSES_42	6796
CORE_MISSES_43	6343
CORE_MISSES_44	6703
CORE_MISSES_45	6166
CORE_MISSES_46	6580
CORE_MISSES_47	6852
CORE_MISSES_48	6750
CORE_MISSES_49	6118
CORE_MISSES_50	6801
CORE_MISSES_51	6029
CORE_MISSES_52	6588
CORE_MISSES_53	6059
CORE_MISSES_54	6598
CORE_MISSES_55	6384
CORE_MISSES_56	6830
CORE_MISSES_57	5895
CORE_MISSES_58	6730
CORE_MISSES_59	6013
L2_MISSES = 386243
L2_total_cache_accesses = 808594
L2_total_cache_misses = 386243
L2_total_cache_miss_rate = 0.4777
L2_total_cache_pending_hits = 13095
L2_total_cache_reservation_fails = 183156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 313317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127910
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3598
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 270
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5346
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 281327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8866
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 36608
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 33613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14085
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1298
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2202
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3597167
icnt_total_pkts_simt_to_mem=947673
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.2253
gpu_ipc_2 =     269.4466
gpu_tot_sim_cycle_stream_1 = 560805
gpu_tot_sim_cycle_stream_2 = 560015
gpu_sim_insn_1 = 4612808
gpu_sim_insn_2 = 150894160
gpu_sim_cycle = 560812
gpu_sim_insn = 155506968
gpu_ipc =     277.2890
gpu_tot_sim_cycle = 560812
gpu_tot_sim_insn = 155506968
gpu_tot_ipc =     277.2890
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2775398
gpu_stall_icnt2sh    = 4692859
gpu_total_sim_rate=201695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2843783
	L1I_total_cache_misses = 14403
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 31215, Miss = 23438, Miss_rate = 0.751, Pending_hits = 2040, Reservation_fails = 463357
	L1D_cache_core[1]: Access = 31622, Miss = 23657, Miss_rate = 0.748, Pending_hits = 2116, Reservation_fails = 465508
	L1D_cache_core[2]: Access = 30076, Miss = 22515, Miss_rate = 0.749, Pending_hits = 1958, Reservation_fails = 444764
	L1D_cache_core[3]: Access = 30211, Miss = 22997, Miss_rate = 0.761, Pending_hits = 2046, Reservation_fails = 454018
	L1D_cache_core[4]: Access = 32256, Miss = 23765, Miss_rate = 0.737, Pending_hits = 2161, Reservation_fails = 467105
	L1D_cache_core[5]: Access = 27541, Miss = 20686, Miss_rate = 0.751, Pending_hits = 1957, Reservation_fails = 426131
	L1D_cache_core[6]: Access = 30116, Miss = 22575, Miss_rate = 0.750, Pending_hits = 1992, Reservation_fails = 474213
	L1D_cache_core[7]: Access = 31503, Miss = 23643, Miss_rate = 0.750, Pending_hits = 2161, Reservation_fails = 457752
	L1D_cache_core[8]: Access = 27916, Miss = 20646, Miss_rate = 0.740, Pending_hits = 1910, Reservation_fails = 430283
	L1D_cache_core[9]: Access = 28375, Miss = 21372, Miss_rate = 0.753, Pending_hits = 1786, Reservation_fails = 440762
	L1D_cache_core[10]: Access = 7731, Miss = 6862, Miss_rate = 0.888, Pending_hits = 174, Reservation_fails = 21503
	L1D_cache_core[11]: Access = 8063, Miss = 7401, Miss_rate = 0.918, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 9973, Miss = 8396, Miss_rate = 0.842, Pending_hits = 220, Reservation_fails = 25110
	L1D_cache_core[13]: Access = 8256, Miss = 7217, Miss_rate = 0.874, Pending_hits = 143, Reservation_fails = 27402
	L1D_cache_core[14]: Access = 7690, Miss = 6814, Miss_rate = 0.886, Pending_hits = 182, Reservation_fails = 19618
	L1D_cache_core[15]: Access = 8340, Miss = 7367, Miss_rate = 0.883, Pending_hits = 101, Reservation_fails = 21163
	L1D_cache_core[16]: Access = 8457, Miss = 7323, Miss_rate = 0.866, Pending_hits = 200, Reservation_fails = 23113
	L1D_cache_core[17]: Access = 8053, Miss = 7190, Miss_rate = 0.893, Pending_hits = 128, Reservation_fails = 19504
	L1D_cache_core[18]: Access = 7350, Miss = 6695, Miss_rate = 0.911, Pending_hits = 168, Reservation_fails = 17501
	L1D_cache_core[19]: Access = 8437, Miss = 7590, Miss_rate = 0.900, Pending_hits = 133, Reservation_fails = 15282
	L1D_cache_core[20]: Access = 7246, Miss = 7007, Miss_rate = 0.967, Pending_hits = 114, Reservation_fails = 8580
	L1D_cache_core[21]: Access = 7322, Miss = 7240, Miss_rate = 0.989, Pending_hits = 60, Reservation_fails = 5575
	L1D_cache_core[22]: Access = 7415, Miss = 7119, Miss_rate = 0.960, Pending_hits = 120, Reservation_fails = 7317
	L1D_cache_core[23]: Access = 7558, Miss = 7499, Miss_rate = 0.992, Pending_hits = 24, Reservation_fails = 3951
	L1D_cache_core[24]: Access = 7420, Miss = 7254, Miss_rate = 0.978, Pending_hits = 114, Reservation_fails = 7336
	L1D_cache_core[25]: Access = 7178, Miss = 7136, Miss_rate = 0.994, Pending_hits = 42, Reservation_fails = 7121
	L1D_cache_core[26]: Access = 7504, Miss = 7342, Miss_rate = 0.978, Pending_hits = 96, Reservation_fails = 5388
	L1D_cache_core[27]: Access = 7886, Miss = 7808, Miss_rate = 0.990, Pending_hits = 48, Reservation_fails = 4259
	L1D_cache_core[28]: Access = 7421, Miss = 7293, Miss_rate = 0.983, Pending_hits = 84, Reservation_fails = 8178
	L1D_cache_core[29]: Access = 7210, Miss = 7135, Miss_rate = 0.990, Pending_hits = 36, Reservation_fails = 7429
	L1D_cache_core[30]: Access = 7573, Miss = 7573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6413
	L1D_cache_core[31]: Access = 6706, Miss = 6706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8061
	L1D_cache_core[32]: Access = 7402, Miss = 7402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4789
	L1D_cache_core[33]: Access = 7032, Miss = 7032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7879
	L1D_cache_core[34]: Access = 6434, Miss = 6434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7485
	L1D_cache_core[35]: Access = 6282, Miss = 6282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11248
	L1D_cache_core[36]: Access = 7214, Miss = 7214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6795
	L1D_cache_core[37]: Access = 7241, Miss = 7241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[38]: Access = 7695, Miss = 7695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5951
	L1D_cache_core[39]: Access = 6648, Miss = 6648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9748
	L1D_cache_core[40]: Access = 7589, Miss = 7589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5118
	L1D_cache_core[41]: Access = 6936, Miss = 6936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8542
	L1D_cache_core[42]: Access = 7826, Miss = 7826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2977
	L1D_cache_core[43]: Access = 7437, Miss = 7437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7640
	L1D_cache_core[44]: Access = 7559, Miss = 7559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3345
	L1D_cache_core[45]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5876
	L1D_cache_core[46]: Access = 7312, Miss = 7312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4941
	L1D_cache_core[47]: Access = 7877, Miss = 7877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2888
	L1D_cache_core[48]: Access = 7711, Miss = 7711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5222
	L1D_cache_core[49]: Access = 6866, Miss = 6866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9046
	L1D_cache_core[50]: Access = 7527, Miss = 7527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6963
	L1D_cache_core[51]: Access = 6842, Miss = 6842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6071
	L1D_cache_core[52]: Access = 7600, Miss = 7600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5169
	L1D_cache_core[53]: Access = 7133, Miss = 7133, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8780
	L1D_cache_core[54]: Access = 7458, Miss = 7458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4060
	L1D_cache_core[55]: Access = 7367, Miss = 7367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8248
	L1D_cache_core[56]: Access = 7586, Miss = 7586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3778
	L1D_cache_core[57]: Access = 7065, Miss = 7065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[58]: Access = 7518, Miss = 7518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3596
	L1D_cache_core[59]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6331
	L1D_total_cache_accesses = 674869
	L1D_total_cache_misses = 588510
	L1D_total_cache_miss_rate = 0.8720
	L1D_total_cache_pending_hits = 22427
	L1D_total_cache_reservation_fails = 4989616
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 282254
	L1C_total_cache_misses = 7774
	L1C_total_cache_miss_rate = 0.0275
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 127026
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 407952
	L1T_total_cache_miss_rate = 0.3779
	L1T_total_cache_pending_hits = 671598
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3315258
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 274480
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7774
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127026
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 671598
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 407952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1674358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2829380
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14403
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1848, 1049, 1023, 1034, 1049, 1423, 1049, 1453, 1479, 1023, 1008, 1948, 1034, 578, 1049, 1520, 1049, 1008, 971, 1440, 1062, 1481, 995, 1410, 1062, 1032, 1049, 1019, 1049, 1036, 1049, 1034, 1062, 937, 1049, 1023, 1492, 975, 591, 945, 1481, 958, 1062, 1351, 989, 975, 997, 1258, 
gpgpu_n_tot_thrd_icount = 173268128
gpgpu_n_tot_w_icount = 5414629
gpgpu_n_stall_shd_mem = 9656590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 455313
gpgpu_n_mem_write_global = 135044
gpgpu_n_mem_texture = 407952
gpgpu_n_mem_const = 4654
gpgpu_n_load_insn  = 11144554
gpgpu_n_store_insn = 451268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 2206041
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 127026
gpgpu_stall_shd_mem[c_mem][bk_conf] = 127026
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5169788
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11664722	W0_Idle:4497397	W0_Scoreboard:45556128	W1:153535	W2:107087	W3:102699	W4:78386	W5:56892	W6:26247	W7:14254	W8:3963	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4870385
Warp Occupancy Distribution:
Stall:9551265	W0_Idle:3106331	W0_Scoreboard:18393351	W1:153535	W2:107087	W3:102699	W4:78386	W5:56892	W6:26247	W7:14254	W8:3963	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1948929
Warp Occupancy Distribution:
Stall:2113457	W0_Idle:1391066	W0_Scoreboard:27162777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2921456
warp_utilization0: 0.080656
warp_utilization1: 0.074326
warp_utilization2: 0.086977
traffic_breakdown_coretomem[CONST_ACC_R] = 37232 {8:4654,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3642504 {8:455313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6577184 {40:120646,72:3231,136:11167,}
traffic_breakdown_coretomem[INST_ACC_R] = 13760 {8:1720,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3263616 {8:407952,}
traffic_breakdown_memtocore[CONST_ACC_R] = 335088 {72:4654,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61916040 {136:455265,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1079992 {8:134999,}
traffic_breakdown_memtocore[INST_ACC_R] = 233920 {136:1720,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 55481472 {136:407952,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 598 
averagemflatency_1 = 645 
averagemflatency_2= 547 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3760 
max_icnt2sh_latency = 560811 
mrq_lat_table:241865 	10924 	13305 	26799 	69014 	74918 	68445 	39249 	9511 	772 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3842 	13074 	28044 	77525 	330387 	446164 	102142 	1683 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	139671 	40337 	55700 	105180 	176499 	252746 	206279 	27657 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40715 	740297 	85234 	1616 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	11183 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	210 	906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        19        23        23        27        20        21        24        16        29        34        32        20        27        27 
dram[1]:        23        20        22        24        28        20        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        22        18        22        26        20        20        14        15        18        19        30        26        31        30 
dram[3]:        20        20        22        24        23        24        20        20        17        15        27        30        32        22        21        26 
dram[4]:        20        25        22        24        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        20        25        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      3717      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3363      3712      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4521      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2915      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.452830  1.431147  1.554013  1.560678  1.628534  1.620932  1.560248  1.611071  1.685344  1.699448  1.664401  1.637980  1.426889  1.438847  1.410370  1.415310 
dram[1]:  1.455343  1.470094  1.557416  1.553054  1.617441  1.605483  1.609526  1.589876  1.661965  1.687500  1.656650  1.666589  1.444760  1.412351  1.421809  1.418025 
dram[2]:  1.441550  1.449529  1.533423  1.553170  1.643705  1.634133  1.578181  1.593032  1.673587  1.695340  1.658300  1.656999  1.430064  1.446992  1.411677  1.423672 
dram[3]:  1.432931  1.454545  1.555366  1.590543  1.640328  1.628477  1.583217  1.573428  1.688838  1.685027  1.653576  1.656501  1.451695  1.433372  1.417323  1.437215 
dram[4]:  1.426103  1.441766  1.548877  1.576749  1.675138  1.619386  1.580788  1.592396  1.672482  1.653890  1.625938  1.692909  1.429625  1.432849  1.401598  1.390695 
dram[5]:  1.429962  1.470683  1.545304  1.557998  1.632243  1.665160  1.572695  1.570762  1.670129  1.660058  1.637701  1.668722  1.443807  1.426960  1.413783  1.427747 
average row locality = 554804/355444 = 1.560876
average row locality_1 = 309956/189053 = 1.639519
average row locality_2 = 244848/166391 = 1.471522
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4345      4399      4165      4164      4842      4827      5776      5694      5706      5527      5601      5512      4794      4786      4758      4694 
dram[1]:      4447      4337      4128      4124      4813      4782      5773      5747      5769      5819      5656      5709      4926      4821      4744      4781 
dram[2]:      4338      4250      4133      4204      4806      4774      5633      5725      5650      5701      5530      5454      4766      4779      4713      4689 
dram[3]:      4306      4365      4116      4117      4930      4996      5760      5631      5734      5886      5598      5552      4979      4868      4858      4725 
dram[4]:      4420      4386      4244      4091      4901      5000      5764      5618      5662      5732      5495      5489      4893      4738      4734      4659 
dram[5]:      4351      4377      4217      4169      4853      4841      5737      5735      5691      5858      5754      5603      4871      4852      4778      4699 
total reads: 479744
bank skew: 5886/4091 = 1.44
chip skew: 80421/79145 = 1.02
number of total write accesses:
dram[0]:       198       205       424       440      1436      1399      1022      1000      1573      1558      1501      1397       173       155         2         2 
dram[1]:       197       210       429       428      1419      1367      1054      1037      1655      1633      1456      1454       161       142         2         2 
dram[2]:       200       216       432       426      1422      1354       978       996      1605      1611      1473      1459       162        80         2         2 
dram[3]:       202       211       435       424      1464      1443      1032      1001      1604      1609      1476      1455       160        80         2         2 
dram[4]:       202       219       446       439      1493      1382      1016      1000      1528      1560      1438      1435       145        95         2         4 
dram[5]:       202       213       439       438      1485      1420      1002      1002      1544      1594      1483      1434       165        81         2         4 
total reads: 75061
bank skew: 1655/2 = 827.50
chip skew: 12646/12404 = 1.02
average mf latency per bank:
dram[0]:        742       694       694       656      1144      1168      1328      1206      1167      1115      1265      1231      1377      1306       948       902
dram[1]:        709       624       684       633      1154      1121      1235      1165      1152      1094      1289      1216      1317      1266       840       788
dram[2]:        712       697       672       670      1213      1185      1234      1236      1119      1118      1288      1258      1351      1678       931       915
dram[3]:        668       687       647       660      1150      1181      1191      1223      1103      1142      1238      1271      1256      1318       841       825
dram[4]:        757       718       709       669      1220      1175      1286      1258      1191      1157      1324      1271      1447      1356       988       934
dram[5]:        641       673       659       671      1163      1185      1178      1232      1117      1151      1244      1258      1259      1287       820       803
maximum mf latency per bank:
dram[0]:       2695      2898      3314      3420      4210      3757      4179      4095      3868      3557      3323      3784      3528      2998      3287      3343
dram[1]:       3802      3435      4179      3693      3287      3343      2433      3721      2681      3470      2903      3269      3926      4187      2712      3496
dram[2]:       3356      3072      3405      3235      3842      3871      4080      3113      3846      3686      3904      3100      4100      3367      2552      3084
dram[3]:       3750      2777      3256      3248      3150      3471      2214      2901      3537      3597      3174      3846      3516      3871      3421      4056
dram[4]:       3485      3296      3141      3776      3603      3526      3784      2682      3479      3517      4431      3618      3879      3238      3523      3177
dram[5]:       3344      4000      3531      3339      3522      3704      3377      2537      2684      3452      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=444945 n_act=59037 n_pre=59021 n_req=87748 n_req_1=20229 n_req_2=67519 n_req_3=0 n_rd=159180 n_write=18088 bw_util=0.4555 bw_util_1=0.094 bw_util_2=0.3615 bw_util_3=0 blp=5.539991 blp_1= 2.089585 blp_2= 3.865417 blp_3= -nan
 n_activity=688345 dram_eff=0.4899 dram_eff_1=0.1011 dram_eff_2=0.3888 dram_eff_3=0
bk0: 8690a 584215i bk1: 8798a 577870i bk2: 8330a 572369i bk3: 8328a 573865i bk4: 9684a 464620i bk5: 9654a 462162i bk6: 11552a 459121i bk7: 11388a 460397i bk8: 11412a 448784i bk9: 11054a 454639i bk10: 11202a 451031i bk11: 11024a 456032i bk12: 9588a 555204i bk13: 9572a 557018i bk14: 9516a 564293i bk15: 9388a 564349i 
bw_dist = 0.094	0.362	0.000	0.474	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44536
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442141 n_act=59553 n_pre=59537 n_req=88668 n_req_1=20751 n_req_2=67917 n_req_3=0 n_rd=160750 n_write=18290 bw_util=0.4602 bw_util_1=0.09671 bw_util_2=0.3635 bw_util_3=0 blp=5.625823 blp_1= 2.084491 blp_2= 3.918908 blp_3= -nan
 n_activity=684767 dram_eff=0.4975 dram_eff_1=0.1045 dram_eff_2=0.3929 dram_eff_3=0
bk0: 8894a 575211i bk1: 8674a 582263i bk2: 8256a 575762i bk3: 8248a 577004i bk4: 9626a 468856i bk5: 9564a 468515i bk6: 11544a 456978i bk7: 11494a 458152i bk8: 11538a 433904i bk9: 11638a 433866i bk10: 11312a 451722i bk11: 11418a 447414i bk12: 9852a 550460i bk13: 9642a 551677i bk14: 9488a 563917i bk15: 9562a 560762i 
bw_dist = 0.097	0.363	0.000	0.465	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44831
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=446745 n_act=58617 n_pre=58601 n_req=87226 n_req_1=19608 n_req_2=67618 n_req_3=0 n_rd=158290 n_write=18018 bw_util=0.4529 bw_util_1=0.09089 bw_util_2=0.362 bw_util_3=0 blp=5.507924 blp_1= 2.042994 blp_2= 3.882935 blp_3= -nan
 n_activity=689607 dram_eff=0.4862 dram_eff_1=0.09757 dram_eff_2=0.3886 dram_eff_3=0
bk0: 8676a 581228i bk1: 8500a 583995i bk2: 8266a 572951i bk3: 8408a 570642i bk4: 9612a 467877i bk5: 9548a 469616i bk6: 11266a 467409i bk7: 11450a 460435i bk8: 11300a 447819i bk9: 11402a 438941i bk10: 11060a 456851i bk11: 10908a 457530i bk12: 9532a 555729i bk13: 9558a 563179i bk14: 9426a 565465i bk15: 9378a 564542i 
bw_dist = 0.091	0.362	0.000	0.479	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40684
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442286 n_act=59442 n_pre=59426 n_req=88624 n_req_1=20755 n_req_2=67869 n_req_3=0 n_rd=160842 n_write=18275 bw_util=0.4602 bw_util_1=0.09692 bw_util_2=0.3632 bw_util_3=0 blp=5.554665 blp_1= 2.093008 blp_2= 3.869765 blp_3= -nan
 n_activity=690266 dram_eff=0.4935 dram_eff_1=0.1039 dram_eff_2=0.3896 dram_eff_3=0
bk0: 8612a 582744i bk1: 8730a 578089i bk2: 8232a 576662i bk3: 8234a 577448i bk4: 9860a 465573i bk5: 9992a 454700i bk6: 11520a 459813i bk7: 11262a 460223i bk8: 11468a 444180i bk9: 11772a 435909i bk10: 11196a 449608i bk11: 11104a 451415i bk12: 9958a 552218i bk13: 9736a 561462i bk14: 9716a 561222i bk15: 9450a 564497i 
bw_dist = 0.097	0.363	0.000	0.472	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.57303
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=444147 n_act=59230 n_pre=59214 n_req=87892 n_req_1=20369 n_req_2=67523 n_req_3=0 n_rd=159652 n_write=18028 bw_util=0.4566 bw_util_1=0.09503 bw_util_2=0.3616 bw_util_3=0 blp=5.560871 blp_1= 2.077933 blp_2= 3.882852 blp_3= -nan
 n_activity=688102 dram_eff=0.4912 dram_eff_1=0.1022 dram_eff_2=0.389 dram_eff_3=0
bk0: 8840a 579126i bk1: 8772a 578055i bk2: 8488a 568466i bk3: 8182a 575239i bk4: 9802a 463708i bk5: 10000a 459905i bk6: 11528a 463867i bk7: 11236a 458541i bk8: 11324a 450432i bk9: 11464a 440732i bk10: 10990a 457732i bk11: 10978a 454892i bk12: 9786a 552764i bk13: 9476a 560538i bk14: 9468a 563731i bk15: 9318a 560608i 
bw_dist = 0.095	0.362	0.000	0.473	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.63908
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442237 n_act=59569 n_pre=59553 n_req=88554 n_req_1=20685 n_req_2=67869 n_req_3=0 n_rd=160772 n_write=18140 bw_util=0.4599 bw_util_1=0.09651 bw_util_2=0.3634 bw_util_3=0 blp=5.584581 blp_1= 2.091658 blp_2= 3.893291 blp_3= -nan
 n_activity=687304 dram_eff=0.4954 dram_eff_1=0.104 dram_eff_2=0.3914 dram_eff_3=0
bk0: 8702a 581854i bk1: 8754a 580334i bk2: 8434a 572582i bk3: 8338a 573398i bk4: 9706a 457412i bk5: 9682a 464573i bk6: 11474a 462129i bk7: 11470a 458583i bk8: 11382a 449389i bk9: 11716a 435340i bk10: 11508a 445726i bk11: 11206a 454190i bk12: 9742a 553080i bk13: 9704a 558147i bk14: 9556a 561632i bk15: 9398a 563362i 
bw_dist = 0.097	0.363	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.48349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84133, Miss = 39987, Miss_rate = 0.475, Pending_hits = 1309, Reservation_fails = 18972
L2_cache_bank[1]: Access = 83534, Miss = 39604, Miss_rate = 0.474, Pending_hits = 1316, Reservation_fails = 18149
L2_cache_bank[2]: Access = 83933, Miss = 40258, Miss_rate = 0.480, Pending_hits = 1342, Reservation_fails = 17778
L2_cache_bank[3]: Access = 83034, Miss = 40120, Miss_rate = 0.483, Pending_hits = 1332, Reservation_fails = 13776
L2_cache_bank[4]: Access = 84113, Miss = 39569, Miss_rate = 0.470, Pending_hits = 1371, Reservation_fails = 18020
L2_cache_bank[5]: Access = 84671, Miss = 39576, Miss_rate = 0.467, Pending_hits = 1382, Reservation_fails = 16889
L2_cache_bank[6]: Access = 83076, Miss = 40282, Miss_rate = 0.485, Pending_hits = 1409, Reservation_fails = 18032
L2_cache_bank[7]: Access = 83268, Miss = 40143, Miss_rate = 0.482, Pending_hits = 1333, Reservation_fails = 21263
L2_cache_bank[8]: Access = 84141, Miss = 40113, Miss_rate = 0.477, Pending_hits = 1375, Reservation_fails = 23466
L2_cache_bank[9]: Access = 84076, Miss = 39713, Miss_rate = 0.472, Pending_hits = 1389, Reservation_fails = 17726
L2_cache_bank[10]: Access = 83263, Miss = 40253, Miss_rate = 0.483, Pending_hits = 1311, Reservation_fails = 16091
L2_cache_bank[11]: Access = 83361, Miss = 40135, Miss_rate = 0.481, Pending_hits = 1407, Reservation_fails = 18833
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84133, Miss = 39987 (0.475), PendingHit = 1309 (0.0156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83534, Miss = 39604 (0.474), PendingHit = 1316 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83933, Miss = 40258 (0.48), PendingHit = 1342 (0.016)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83034, Miss = 40120 (0.483), PendingHit = 1332 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84113, Miss = 39569 (0.47), PendingHit = 1371 (0.0163)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84671, Miss = 39576 (0.467), PendingHit = 1382 (0.0163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83076, Miss = 40282 (0.485), PendingHit = 1409 (0.017)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83268, Miss = 40143 (0.482), PendingHit = 1333 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84141, Miss = 40113 (0.477), PendingHit = 1375 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84076, Miss = 39713 (0.472), PendingHit = 1389 (0.0165)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83263, Miss = 40253 (0.483), PendingHit = 1311 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83361, Miss = 40135 (0.481), PendingHit = 1407 (0.0169)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.465
Stream 2: L2 Cache Miss Rate = 0.490
Stream 1: Accesses  = 515509
Stream 1: Misses  = 239934
Stream 2: Accesses  = 489094
Stream 2: Misses  = 239819
Stream 1+2: Accesses  = 1004603
Stream 1+2: Misses  = 479753
Total Accesses  = 1004603
MPKI-CORES
CORE_L2MPKI_0	27.979
CORE_L2MPKI_1	33.382
CORE_L2MPKI_2	26.658
CORE_L2MPKI_3	33.363
CORE_L2MPKI_4	27.399
CORE_L2MPKI_5	29.878
CORE_L2MPKI_6	28.067
CORE_L2MPKI_7	33.081
CORE_L2MPKI_8	25.942
CORE_L2MPKI_9	32.359
CORE_L2MPKI_10	2.551
CORE_L2MPKI_11	2.548
CORE_L2MPKI_12	2.629
CORE_L2MPKI_13	2.546
CORE_L2MPKI_14	2.593
CORE_L2MPKI_15	2.645
CORE_L2MPKI_16	2.513
CORE_L2MPKI_17	2.647
CORE_L2MPKI_18	2.482
CORE_L2MPKI_19	2.540
CORE_L2MPKI_20	2.492
CORE_L2MPKI_21	2.520
CORE_L2MPKI_22	2.513
CORE_L2MPKI_23	2.583
CORE_L2MPKI_24	2.529
CORE_L2MPKI_25	2.568
CORE_L2MPKI_26	2.506
CORE_L2MPKI_27	2.578
CORE_L2MPKI_28	2.513
CORE_L2MPKI_29	2.553
CORE_L2MPKI_30	2.558
CORE_L2MPKI_31	2.736
CORE_L2MPKI_32	2.591
CORE_L2MPKI_33	2.546
CORE_L2MPKI_34	2.704
CORE_L2MPKI_35	2.907
CORE_L2MPKI_36	2.682
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.521
CORE_L2MPKI_39	2.704
CORE_L2MPKI_40	2.571
CORE_L2MPKI_41	2.625
CORE_L2MPKI_42	2.564
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.538
CORE_L2MPKI_45	2.613
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.567
CORE_L2MPKI_48	2.525
CORE_L2MPKI_49	2.625
CORE_L2MPKI_50	2.589
CORE_L2MPKI_51	2.622
CORE_L2MPKI_52	2.487
CORE_L2MPKI_53	2.544
CORE_L2MPKI_54	2.545
CORE_L2MPKI_55	2.578
CORE_L2MPKI_56	2.611
CORE_L2MPKI_57	2.513
CORE_L2MPKI_58	2.592
CORE_L2MPKI_59	2.490
Avg_MPKI_Stream1= 11.639
Avg_MPKI_Stream2= 2.596
MISSES-CORES
CORE_MISSES_0	9026
CORE_MISSES_1	9032
CORE_MISSES_2	8603
CORE_MISSES_3	9135
CORE_MISSES_4	9030
CORE_MISSES_5	7952
CORE_MISSES_6	8805
CORE_MISSES_7	8958
CORE_MISSES_8	7878
CORE_MISSES_9	8171
CORE_MISSES_10	7039
CORE_MISSES_11	7616
CORE_MISSES_12	8270
CORE_MISSES_13	7113
CORE_MISSES_14	7059
CORE_MISSES_15	7499
CORE_MISSES_16	7145
CORE_MISSES_17	7506
CORE_MISSES_18	6823
CORE_MISSES_19	7656
CORE_MISSES_20	7539
CORE_MISSES_21	7863
CORE_MISSES_22	7706
CORE_MISSES_23	8321
CORE_MISSES_24	7964
CORE_MISSES_25	7853
CORE_MISSES_26	7990
CORE_MISSES_27	8645
CORE_MISSES_28	7920
CORE_MISSES_29	7817
CORE_MISSES_30	8252
CORE_MISSES_31	7802
CORE_MISSES_32	8181
CORE_MISSES_33	7632
CORE_MISSES_34	7404
CORE_MISSES_35	7685
CORE_MISSES_36	8239
CORE_MISSES_37	7833
CORE_MISSES_38	8258
CORE_MISSES_39	7643
CORE_MISSES_40	8312
CORE_MISSES_41	7707
CORE_MISSES_42	8516
CORE_MISSES_43	8219
CORE_MISSES_44	8192
CORE_MISSES_45	7699
CORE_MISSES_46	8014
CORE_MISSES_47	8613
CORE_MISSES_48	8246
CORE_MISSES_49	7654
CORE_MISSES_50	8266
CORE_MISSES_51	7673
CORE_MISSES_52	8059
CORE_MISSES_53	7679
CORE_MISSES_54	8065
CORE_MISSES_55	8072
CORE_MISSES_56	8437
CORE_MISSES_57	7546
CORE_MISSES_58	8303
CORE_MISSES_59	7618
L2_MISSES = 479753
L2_total_cache_accesses = 1004603
L2_total_cache_misses = 479753
L2_total_cache_miss_rate = 0.4776
L2_total_cache_pending_hits = 16276
L2_total_cache_reservation_fails = 218995
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 388817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 150782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3846
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 482
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5630
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 351287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 45430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 43087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16779
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2717
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4473646
icnt_total_pkts_simt_to_mem=1176459
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.2253
gpu_ipc_2 =     269.4466
gpu_tot_sim_cycle_stream_1 = 560805
gpu_tot_sim_cycle_stream_2 = 560015
gpu_sim_insn_1 = 4612808
gpu_sim_insn_2 = 150894160
gpu_sim_cycle = 560812
gpu_sim_insn = 155506968
gpu_ipc =     277.2890
gpu_tot_sim_cycle = 560812
gpu_tot_sim_insn = 155506968
gpu_tot_ipc =     277.2890
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2775398
gpu_stall_icnt2sh    = 4692859
gpu_total_sim_rate=201695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2843783
	L1I_total_cache_misses = 14403
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 31215, Miss = 23438, Miss_rate = 0.751, Pending_hits = 2040, Reservation_fails = 463357
	L1D_cache_core[1]: Access = 31622, Miss = 23657, Miss_rate = 0.748, Pending_hits = 2116, Reservation_fails = 465508
	L1D_cache_core[2]: Access = 30076, Miss = 22515, Miss_rate = 0.749, Pending_hits = 1958, Reservation_fails = 444764
	L1D_cache_core[3]: Access = 30211, Miss = 22997, Miss_rate = 0.761, Pending_hits = 2046, Reservation_fails = 454018
	L1D_cache_core[4]: Access = 32256, Miss = 23765, Miss_rate = 0.737, Pending_hits = 2161, Reservation_fails = 467105
	L1D_cache_core[5]: Access = 27541, Miss = 20686, Miss_rate = 0.751, Pending_hits = 1957, Reservation_fails = 426131
	L1D_cache_core[6]: Access = 30116, Miss = 22575, Miss_rate = 0.750, Pending_hits = 1992, Reservation_fails = 474213
	L1D_cache_core[7]: Access = 31503, Miss = 23643, Miss_rate = 0.750, Pending_hits = 2161, Reservation_fails = 457752
	L1D_cache_core[8]: Access = 27916, Miss = 20646, Miss_rate = 0.740, Pending_hits = 1910, Reservation_fails = 430283
	L1D_cache_core[9]: Access = 28375, Miss = 21372, Miss_rate = 0.753, Pending_hits = 1786, Reservation_fails = 440762
	L1D_cache_core[10]: Access = 7731, Miss = 6862, Miss_rate = 0.888, Pending_hits = 174, Reservation_fails = 21503
	L1D_cache_core[11]: Access = 8063, Miss = 7401, Miss_rate = 0.918, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 9973, Miss = 8396, Miss_rate = 0.842, Pending_hits = 220, Reservation_fails = 25110
	L1D_cache_core[13]: Access = 8256, Miss = 7217, Miss_rate = 0.874, Pending_hits = 143, Reservation_fails = 27402
	L1D_cache_core[14]: Access = 7690, Miss = 6814, Miss_rate = 0.886, Pending_hits = 182, Reservation_fails = 19618
	L1D_cache_core[15]: Access = 8340, Miss = 7367, Miss_rate = 0.883, Pending_hits = 101, Reservation_fails = 21163
	L1D_cache_core[16]: Access = 8457, Miss = 7323, Miss_rate = 0.866, Pending_hits = 200, Reservation_fails = 23113
	L1D_cache_core[17]: Access = 8053, Miss = 7190, Miss_rate = 0.893, Pending_hits = 128, Reservation_fails = 19504
	L1D_cache_core[18]: Access = 7350, Miss = 6695, Miss_rate = 0.911, Pending_hits = 168, Reservation_fails = 17501
	L1D_cache_core[19]: Access = 8437, Miss = 7590, Miss_rate = 0.900, Pending_hits = 133, Reservation_fails = 15282
	L1D_cache_core[20]: Access = 7246, Miss = 7007, Miss_rate = 0.967, Pending_hits = 114, Reservation_fails = 8580
	L1D_cache_core[21]: Access = 7322, Miss = 7240, Miss_rate = 0.989, Pending_hits = 60, Reservation_fails = 5575
	L1D_cache_core[22]: Access = 7415, Miss = 7119, Miss_rate = 0.960, Pending_hits = 120, Reservation_fails = 7317
	L1D_cache_core[23]: Access = 7558, Miss = 7499, Miss_rate = 0.992, Pending_hits = 24, Reservation_fails = 3951
	L1D_cache_core[24]: Access = 7420, Miss = 7254, Miss_rate = 0.978, Pending_hits = 114, Reservation_fails = 7336
	L1D_cache_core[25]: Access = 7178, Miss = 7136, Miss_rate = 0.994, Pending_hits = 42, Reservation_fails = 7121
	L1D_cache_core[26]: Access = 7504, Miss = 7342, Miss_rate = 0.978, Pending_hits = 96, Reservation_fails = 5388
	L1D_cache_core[27]: Access = 7886, Miss = 7808, Miss_rate = 0.990, Pending_hits = 48, Reservation_fails = 4259
	L1D_cache_core[28]: Access = 7421, Miss = 7293, Miss_rate = 0.983, Pending_hits = 84, Reservation_fails = 8178
	L1D_cache_core[29]: Access = 7210, Miss = 7135, Miss_rate = 0.990, Pending_hits = 36, Reservation_fails = 7429
	L1D_cache_core[30]: Access = 7573, Miss = 7573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6413
	L1D_cache_core[31]: Access = 6706, Miss = 6706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8061
	L1D_cache_core[32]: Access = 7402, Miss = 7402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4789
	L1D_cache_core[33]: Access = 7032, Miss = 7032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7879
	L1D_cache_core[34]: Access = 6434, Miss = 6434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7485
	L1D_cache_core[35]: Access = 6282, Miss = 6282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11248
	L1D_cache_core[36]: Access = 7214, Miss = 7214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6795
	L1D_cache_core[37]: Access = 7241, Miss = 7241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[38]: Access = 7695, Miss = 7695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5951
	L1D_cache_core[39]: Access = 6648, Miss = 6648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9748
	L1D_cache_core[40]: Access = 7589, Miss = 7589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5118
	L1D_cache_core[41]: Access = 6936, Miss = 6936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8542
	L1D_cache_core[42]: Access = 7826, Miss = 7826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2977
	L1D_cache_core[43]: Access = 7437, Miss = 7437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7640
	L1D_cache_core[44]: Access = 7559, Miss = 7559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3345
	L1D_cache_core[45]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5876
	L1D_cache_core[46]: Access = 7312, Miss = 7312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4941
	L1D_cache_core[47]: Access = 7877, Miss = 7877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2888
	L1D_cache_core[48]: Access = 7711, Miss = 7711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5222
	L1D_cache_core[49]: Access = 6866, Miss = 6866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9046
	L1D_cache_core[50]: Access = 7527, Miss = 7527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6963
	L1D_cache_core[51]: Access = 6842, Miss = 6842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6071
	L1D_cache_core[52]: Access = 7600, Miss = 7600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5169
	L1D_cache_core[53]: Access = 7133, Miss = 7133, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8780
	L1D_cache_core[54]: Access = 7458, Miss = 7458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4060
	L1D_cache_core[55]: Access = 7367, Miss = 7367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8248
	L1D_cache_core[56]: Access = 7586, Miss = 7586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3778
	L1D_cache_core[57]: Access = 7065, Miss = 7065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[58]: Access = 7518, Miss = 7518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3596
	L1D_cache_core[59]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6331
	L1D_total_cache_accesses = 674869
	L1D_total_cache_misses = 588510
	L1D_total_cache_miss_rate = 0.8720
	L1D_total_cache_pending_hits = 22427
	L1D_total_cache_reservation_fails = 4989616
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 282254
	L1C_total_cache_misses = 7774
	L1C_total_cache_miss_rate = 0.0275
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 127026
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 407952
	L1T_total_cache_miss_rate = 0.3779
	L1T_total_cache_pending_hits = 671598
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3315258
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 274480
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7774
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127026
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 671598
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 407952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1674358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2829380
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14403
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1848, 1049, 1023, 1034, 1049, 1423, 1049, 1453, 1479, 1023, 1008, 1948, 1034, 578, 1049, 1520, 1049, 1008, 971, 1440, 1062, 1481, 995, 1410, 1062, 1032, 1049, 1019, 1049, 1036, 1049, 1034, 1062, 937, 1049, 1023, 1492, 975, 591, 945, 1481, 958, 1062, 1351, 989, 975, 997, 1258, 
gpgpu_n_tot_thrd_icount = 173268128
gpgpu_n_tot_w_icount = 5414629
gpgpu_n_stall_shd_mem = 9656590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 455313
gpgpu_n_mem_write_global = 135044
gpgpu_n_mem_texture = 407952
gpgpu_n_mem_const = 4654
gpgpu_n_load_insn  = 11144554
gpgpu_n_store_insn = 451268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 2206041
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 127026
gpgpu_stall_shd_mem[c_mem][bk_conf] = 127026
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5169788
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11664722	W0_Idle:4497397	W0_Scoreboard:45556128	W1:153535	W2:107087	W3:102699	W4:78386	W5:56892	W6:26247	W7:14254	W8:3963	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4870385
Warp Occupancy Distribution:
Stall:9551265	W0_Idle:3106331	W0_Scoreboard:18393351	W1:153535	W2:107087	W3:102699	W4:78386	W5:56892	W6:26247	W7:14254	W8:3963	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1948929
Warp Occupancy Distribution:
Stall:2113457	W0_Idle:1391066	W0_Scoreboard:27162777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2921456
warp_utilization0: 0.080656
warp_utilization1: 0.074326
warp_utilization2: 0.086977
traffic_breakdown_coretomem[CONST_ACC_R] = 37232 {8:4654,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3642504 {8:455313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6577184 {40:120646,72:3231,136:11167,}
traffic_breakdown_coretomem[INST_ACC_R] = 13760 {8:1720,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3263616 {8:407952,}
traffic_breakdown_memtocore[CONST_ACC_R] = 335088 {72:4654,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61916040 {136:455265,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1079992 {8:134999,}
traffic_breakdown_memtocore[INST_ACC_R] = 233920 {136:1720,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 55481472 {136:407952,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 598 
averagemflatency_1 = 645 
averagemflatency_2= 547 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 36 
max_icnt2mem_latency = 3760 
max_icnt2sh_latency = 560811 
mrq_lat_table:241865 	10924 	13305 	26799 	69014 	74918 	68445 	39249 	9511 	772 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3842 	13074 	28044 	77525 	330387 	446164 	102142 	1683 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	139671 	40337 	55700 	105180 	176499 	252746 	206279 	27657 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40715 	740297 	85234 	1616 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	11183 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	210 	906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        19        23        23        27        20        21        24        16        29        34        32        20        27        27 
dram[1]:        23        20        22        24        28        20        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        22        18        22        26        20        20        14        15        18        19        30        26        31        30 
dram[3]:        20        20        22        24        23        24        20        20        17        15        27        30        32        22        21        26 
dram[4]:        20        25        22        24        27        20        20        20        17        20        17        20        20        28        28        20 
dram[5]:        20        23        19        16        24        26        22        20        20        25        23        19        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      3717      9350      9848      7938      6701      4241      4816      4517      6647     12311      6433 
dram[1]:      7446      8225      3363      3712      4143      3890      5246     10778      6601      7921      3707      4619      4009      3383     11494      8697 
dram[2]:     13214     13354      3721      4521      3894      3962     10535      7631      5373      8163      4641      5135      4900      5956     11687      5851 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4379      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      3865      5722      9327      6969      7677      5387      4369      4932      4411      5252     12473      8363 
dram[5]:     12984     10744      3765      2915      3600      3971      9038      7348      6251      7518      4938      4366      5178      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.452830  1.431147  1.554013  1.560678  1.628534  1.620932  1.560248  1.611071  1.685344  1.699448  1.664401  1.637980  1.426889  1.438847  1.410370  1.415310 
dram[1]:  1.455343  1.470094  1.557416  1.553054  1.617441  1.605483  1.609526  1.589876  1.661965  1.687500  1.656650  1.666589  1.444760  1.412351  1.421809  1.418025 
dram[2]:  1.441550  1.449529  1.533423  1.553170  1.643705  1.634133  1.578181  1.593032  1.673587  1.695340  1.658300  1.656999  1.430064  1.446992  1.411677  1.423672 
dram[3]:  1.432931  1.454545  1.555366  1.590543  1.640328  1.628477  1.583217  1.573428  1.688838  1.685027  1.653576  1.656501  1.451695  1.433372  1.417323  1.437215 
dram[4]:  1.426103  1.441766  1.548877  1.576749  1.675138  1.619386  1.580788  1.592396  1.672482  1.653890  1.625938  1.692909  1.429625  1.432849  1.401598  1.390695 
dram[5]:  1.429962  1.470683  1.545304  1.557998  1.632243  1.665160  1.572695  1.570762  1.670129  1.660058  1.637701  1.668722  1.443807  1.426960  1.413783  1.427747 
average row locality = 554804/355444 = 1.560876
average row locality_1 = 309956/189053 = 1.639519
average row locality_2 = 244848/166391 = 1.471522
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4345      4399      4165      4164      4842      4827      5776      5694      5706      5527      5601      5512      4794      4786      4758      4694 
dram[1]:      4447      4337      4128      4124      4813      4782      5773      5747      5769      5819      5656      5709      4926      4821      4744      4781 
dram[2]:      4338      4250      4133      4204      4806      4774      5633      5725      5650      5701      5530      5454      4766      4779      4713      4689 
dram[3]:      4306      4365      4116      4117      4930      4996      5760      5631      5734      5886      5598      5552      4979      4868      4858      4725 
dram[4]:      4420      4386      4244      4091      4901      5000      5764      5618      5662      5732      5495      5489      4893      4738      4734      4659 
dram[5]:      4351      4377      4217      4169      4853      4841      5737      5735      5691      5858      5754      5603      4871      4852      4778      4699 
total reads: 479744
bank skew: 5886/4091 = 1.44
chip skew: 80421/79145 = 1.02
number of total write accesses:
dram[0]:       198       205       424       440      1436      1399      1022      1000      1573      1558      1501      1397       173       155         2         2 
dram[1]:       197       210       429       428      1419      1367      1054      1037      1655      1633      1456      1454       161       142         2         2 
dram[2]:       200       216       432       426      1422      1354       978       996      1605      1611      1473      1459       162        80         2         2 
dram[3]:       202       211       435       424      1464      1443      1032      1001      1604      1609      1476      1455       160        80         2         2 
dram[4]:       202       219       446       439      1493      1382      1016      1000      1528      1560      1438      1435       145        95         2         4 
dram[5]:       202       213       439       438      1485      1420      1002      1002      1544      1594      1483      1434       165        81         2         4 
total reads: 75061
bank skew: 1655/2 = 827.50
chip skew: 12646/12404 = 1.02
average mf latency per bank:
dram[0]:        742       694       694       656      1144      1168      1328      1206      1167      1115      1265      1231      1377      1306       948       902
dram[1]:        709       624       684       633      1154      1121      1235      1165      1152      1094      1289      1216      1317      1266       840       788
dram[2]:        712       697       672       670      1213      1185      1234      1236      1119      1118      1288      1258      1351      1678       931       915
dram[3]:        668       687       647       660      1150      1181      1191      1223      1103      1142      1238      1271      1256      1318       841       825
dram[4]:        757       718       709       669      1220      1175      1286      1258      1191      1157      1324      1271      1447      1356       988       934
dram[5]:        641       673       659       671      1163      1185      1178      1232      1117      1151      1244      1258      1259      1287       820       803
maximum mf latency per bank:
dram[0]:       2695      2898      3314      3420      4210      3757      4179      4095      3868      3557      3323      3784      3528      2998      3287      3343
dram[1]:       3802      3435      4179      3693      3287      3343      2433      3721      2681      3470      2903      3269      3926      4187      2712      3496
dram[2]:       3356      3072      3405      3235      3842      3871      4080      3113      3846      3686      3904      3100      4100      3367      2552      3084
dram[3]:       3750      2777      3256      3248      3150      3471      2214      2901      3537      3597      3174      3846      3516      3871      3421      4056
dram[4]:       3485      3296      3141      3776      3603      3526      3784      2682      3479      3517      4431      3618      3879      3238      3523      3177
dram[5]:       3344      4000      3531      3339      3522      3704      3377      2537      2684      3452      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=444945 n_act=59037 n_pre=59021 n_req=87748 n_req_1=20229 n_req_2=67519 n_req_3=0 n_rd=159180 n_write=18088 bw_util=0.4555 bw_util_1=0.094 bw_util_2=0.3615 bw_util_3=0 blp=5.539991 blp_1= 2.089585 blp_2= 3.865417 blp_3= -nan
 n_activity=688345 dram_eff=0.4899 dram_eff_1=0.1011 dram_eff_2=0.3888 dram_eff_3=0
bk0: 8690a 584215i bk1: 8798a 577870i bk2: 8330a 572369i bk3: 8328a 573865i bk4: 9684a 464620i bk5: 9654a 462162i bk6: 11552a 459121i bk7: 11388a 460397i bk8: 11412a 448784i bk9: 11054a 454639i bk10: 11202a 451031i bk11: 11024a 456032i bk12: 9588a 555204i bk13: 9572a 557018i bk14: 9516a 564293i bk15: 9388a 564349i 
bw_dist = 0.094	0.362	0.000	0.474	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44536
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442141 n_act=59553 n_pre=59537 n_req=88668 n_req_1=20751 n_req_2=67917 n_req_3=0 n_rd=160750 n_write=18290 bw_util=0.4602 bw_util_1=0.09671 bw_util_2=0.3635 bw_util_3=0 blp=5.625823 blp_1= 2.084491 blp_2= 3.918908 blp_3= -nan
 n_activity=684767 dram_eff=0.4975 dram_eff_1=0.1045 dram_eff_2=0.3929 dram_eff_3=0
bk0: 8894a 575211i bk1: 8674a 582263i bk2: 8256a 575762i bk3: 8248a 577004i bk4: 9626a 468856i bk5: 9564a 468515i bk6: 11544a 456978i bk7: 11494a 458152i bk8: 11538a 433904i bk9: 11638a 433866i bk10: 11312a 451722i bk11: 11418a 447414i bk12: 9852a 550460i bk13: 9642a 551677i bk14: 9488a 563917i bk15: 9562a 560762i 
bw_dist = 0.097	0.363	0.000	0.465	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44831
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=446745 n_act=58617 n_pre=58601 n_req=87226 n_req_1=19608 n_req_2=67618 n_req_3=0 n_rd=158290 n_write=18018 bw_util=0.4529 bw_util_1=0.09089 bw_util_2=0.362 bw_util_3=0 blp=5.507924 blp_1= 2.042994 blp_2= 3.882935 blp_3= -nan
 n_activity=689607 dram_eff=0.4862 dram_eff_1=0.09757 dram_eff_2=0.3886 dram_eff_3=0
bk0: 8676a 581228i bk1: 8500a 583995i bk2: 8266a 572951i bk3: 8408a 570642i bk4: 9612a 467877i bk5: 9548a 469616i bk6: 11266a 467409i bk7: 11450a 460435i bk8: 11300a 447819i bk9: 11402a 438941i bk10: 11060a 456851i bk11: 10908a 457530i bk12: 9532a 555729i bk13: 9558a 563179i bk14: 9426a 565465i bk15: 9378a 564542i 
bw_dist = 0.091	0.362	0.000	0.479	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40684
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442286 n_act=59442 n_pre=59426 n_req=88624 n_req_1=20755 n_req_2=67869 n_req_3=0 n_rd=160842 n_write=18275 bw_util=0.4602 bw_util_1=0.09692 bw_util_2=0.3632 bw_util_3=0 blp=5.554665 blp_1= 2.093008 blp_2= 3.869765 blp_3= -nan
 n_activity=690266 dram_eff=0.4935 dram_eff_1=0.1039 dram_eff_2=0.3896 dram_eff_3=0
bk0: 8612a 582744i bk1: 8730a 578089i bk2: 8232a 576662i bk3: 8234a 577448i bk4: 9860a 465573i bk5: 9992a 454700i bk6: 11520a 459813i bk7: 11262a 460223i bk8: 11468a 444180i bk9: 11772a 435909i bk10: 11196a 449608i bk11: 11104a 451415i bk12: 9958a 552218i bk13: 9736a 561462i bk14: 9716a 561222i bk15: 9450a 564497i 
bw_dist = 0.097	0.363	0.000	0.472	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.57303
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=444147 n_act=59230 n_pre=59214 n_req=87892 n_req_1=20369 n_req_2=67523 n_req_3=0 n_rd=159652 n_write=18028 bw_util=0.4566 bw_util_1=0.09503 bw_util_2=0.3616 bw_util_3=0 blp=5.560871 blp_1= 2.077933 blp_2= 3.882852 blp_3= -nan
 n_activity=688102 dram_eff=0.4912 dram_eff_1=0.1022 dram_eff_2=0.389 dram_eff_3=0
bk0: 8840a 579126i bk1: 8772a 578055i bk2: 8488a 568466i bk3: 8182a 575239i bk4: 9802a 463708i bk5: 10000a 459905i bk6: 11528a 463867i bk7: 11236a 458541i bk8: 11324a 450432i bk9: 11464a 440732i bk10: 10990a 457732i bk11: 10978a 454892i bk12: 9786a 552764i bk13: 9476a 560538i bk14: 9468a 563731i bk15: 9318a 560608i 
bw_dist = 0.095	0.362	0.000	0.473	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.63908
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740271 n_nop=442237 n_act=59569 n_pre=59553 n_req=88554 n_req_1=20685 n_req_2=67869 n_req_3=0 n_rd=160772 n_write=18140 bw_util=0.4599 bw_util_1=0.09651 bw_util_2=0.3634 bw_util_3=0 blp=5.584581 blp_1= 2.091658 blp_2= 3.893291 blp_3= -nan
 n_activity=687304 dram_eff=0.4954 dram_eff_1=0.104 dram_eff_2=0.3914 dram_eff_3=0
bk0: 8702a 581854i bk1: 8754a 580334i bk2: 8434a 572582i bk3: 8338a 573398i bk4: 9706a 457412i bk5: 9682a 464573i bk6: 11474a 462129i bk7: 11470a 458583i bk8: 11382a 449389i bk9: 11716a 435340i bk10: 11508a 445726i bk11: 11206a 454190i bk12: 9742a 553080i bk13: 9704a 558147i bk14: 9556a 561632i bk15: 9398a 563362i 
bw_dist = 0.097	0.363	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.48349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84133, Miss = 39987, Miss_rate = 0.475, Pending_hits = 1309, Reservation_fails = 18972
L2_cache_bank[1]: Access = 83534, Miss = 39604, Miss_rate = 0.474, Pending_hits = 1316, Reservation_fails = 18149
L2_cache_bank[2]: Access = 83933, Miss = 40258, Miss_rate = 0.480, Pending_hits = 1342, Reservation_fails = 17778
L2_cache_bank[3]: Access = 83034, Miss = 40120, Miss_rate = 0.483, Pending_hits = 1332, Reservation_fails = 13776
L2_cache_bank[4]: Access = 84113, Miss = 39569, Miss_rate = 0.470, Pending_hits = 1371, Reservation_fails = 18020
L2_cache_bank[5]: Access = 84671, Miss = 39576, Miss_rate = 0.467, Pending_hits = 1382, Reservation_fails = 16889
L2_cache_bank[6]: Access = 83076, Miss = 40282, Miss_rate = 0.485, Pending_hits = 1409, Reservation_fails = 18032
L2_cache_bank[7]: Access = 83268, Miss = 40143, Miss_rate = 0.482, Pending_hits = 1333, Reservation_fails = 21263
L2_cache_bank[8]: Access = 84141, Miss = 40113, Miss_rate = 0.477, Pending_hits = 1375, Reservation_fails = 23466
L2_cache_bank[9]: Access = 84076, Miss = 39713, Miss_rate = 0.472, Pending_hits = 1389, Reservation_fails = 17726
L2_cache_bank[10]: Access = 83263, Miss = 40253, Miss_rate = 0.483, Pending_hits = 1311, Reservation_fails = 16091
L2_cache_bank[11]: Access = 83361, Miss = 40135, Miss_rate = 0.481, Pending_hits = 1407, Reservation_fails = 18833
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84133, Miss = 39987 (0.475), PendingHit = 1309 (0.0156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83534, Miss = 39604 (0.474), PendingHit = 1316 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83933, Miss = 40258 (0.48), PendingHit = 1342 (0.016)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83034, Miss = 40120 (0.483), PendingHit = 1332 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84113, Miss = 39569 (0.47), PendingHit = 1371 (0.0163)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84671, Miss = 39576 (0.467), PendingHit = 1382 (0.0163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83076, Miss = 40282 (0.485), PendingHit = 1409 (0.017)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83268, Miss = 40143 (0.482), PendingHit = 1333 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84141, Miss = 40113 (0.477), PendingHit = 1375 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84076, Miss = 39713 (0.472), PendingHit = 1389 (0.0165)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83263, Miss = 40253 (0.483), PendingHit = 1311 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83361, Miss = 40135 (0.481), PendingHit = 1407 (0.0169)
L2 Cache Total Miss Rate = 0.478
Stream 1: L2 Cache Miss Rate = 0.465
Stream 2: L2 Cache Miss Rate = 0.490
Stream 1: Accesses  = 515509
Stream 1: Misses  = 239934
Stream 2: Accesses  = 489094
Stream 2: Misses  = 239819
Stream 1+2: Accesses  = 1004603
Stream 1+2: Misses  = 479753
Total Accesses  = 1004603
MPKI-CORES
CORE_L2MPKI_0	27.979
CORE_L2MPKI_1	33.382
CORE_L2MPKI_2	26.658
CORE_L2MPKI_3	33.363
CORE_L2MPKI_4	27.399
CORE_L2MPKI_5	29.878
CORE_L2MPKI_6	28.067
CORE_L2MPKI_7	33.081
CORE_L2MPKI_8	25.942
CORE_L2MPKI_9	32.359
CORE_L2MPKI_10	2.551
CORE_L2MPKI_11	2.548
CORE_L2MPKI_12	2.629
CORE_L2MPKI_13	2.546
CORE_L2MPKI_14	2.593
CORE_L2MPKI_15	2.645
CORE_L2MPKI_16	2.513
CORE_L2MPKI_17	2.647
CORE_L2MPKI_18	2.482
CORE_L2MPKI_19	2.540
CORE_L2MPKI_20	2.492
CORE_L2MPKI_21	2.520
CORE_L2MPKI_22	2.513
CORE_L2MPKI_23	2.583
CORE_L2MPKI_24	2.529
CORE_L2MPKI_25	2.568
CORE_L2MPKI_26	2.506
CORE_L2MPKI_27	2.578
CORE_L2MPKI_28	2.513
CORE_L2MPKI_29	2.553
CORE_L2MPKI_30	2.558
CORE_L2MPKI_31	2.736
CORE_L2MPKI_32	2.591
CORE_L2MPKI_33	2.546
CORE_L2MPKI_34	2.704
CORE_L2MPKI_35	2.907
CORE_L2MPKI_36	2.682
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.521
CORE_L2MPKI_39	2.704
CORE_L2MPKI_40	2.571
CORE_L2MPKI_41	2.625
CORE_L2MPKI_42	2.564
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.538
CORE_L2MPKI_45	2.613
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.567
CORE_L2MPKI_48	2.525
CORE_L2MPKI_49	2.625
CORE_L2MPKI_50	2.589
CORE_L2MPKI_51	2.622
CORE_L2MPKI_52	2.487
CORE_L2MPKI_53	2.544
CORE_L2MPKI_54	2.545
CORE_L2MPKI_55	2.578
CORE_L2MPKI_56	2.611
CORE_L2MPKI_57	2.513
CORE_L2MPKI_58	2.592
CORE_L2MPKI_59	2.490
Avg_MPKI_Stream1= 11.639
Avg_MPKI_Stream2= 2.596
MISSES-CORES
CORE_MISSES_0	9026
CORE_MISSES_1	9032
CORE_MISSES_2	8603
CORE_MISSES_3	9135
CORE_MISSES_4	9030
CORE_MISSES_5	7952
CORE_MISSES_6	8805
CORE_MISSES_7	8958
CORE_MISSES_8	7878
CORE_MISSES_9	8171
CORE_MISSES_10	7039
CORE_MISSES_11	7616
CORE_MISSES_12	8270
CORE_MISSES_13	7113
CORE_MISSES_14	7059
CORE_MISSES_15	7499
CORE_MISSES_16	7145
CORE_MISSES_17	7506
CORE_MISSES_18	6823
CORE_MISSES_19	7656
CORE_MISSES_20	7539
CORE_MISSES_21	7863
CORE_MISSES_22	7706
CORE_MISSES_23	8321
CORE_MISSES_24	7964
CORE_MISSES_25	7853
CORE_MISSES_26	7990
CORE_MISSES_27	8645
CORE_MISSES_28	7920
CORE_MISSES_29	7817
CORE_MISSES_30	8252
CORE_MISSES_31	7802
CORE_MISSES_32	8181
CORE_MISSES_33	7632
CORE_MISSES_34	7404
CORE_MISSES_35	7685
CORE_MISSES_36	8239
CORE_MISSES_37	7833
CORE_MISSES_38	8258
CORE_MISSES_39	7643
CORE_MISSES_40	8312
CORE_MISSES_41	7707
CORE_MISSES_42	8516
CORE_MISSES_43	8219
CORE_MISSES_44	8192
CORE_MISSES_45	7699
CORE_MISSES_46	8014
CORE_MISSES_47	8613
CORE_MISSES_48	8246
CORE_MISSES_49	7654
CORE_MISSES_50	8266
CORE_MISSES_51	7673
CORE_MISSES_52	8059
CORE_MISSES_53	7679
CORE_MISSES_54	8065
CORE_MISSES_55	8072
CORE_MISSES_56	8437
CORE_MISSES_57	7546
CORE_MISSES_58	8303
CORE_MISSES_59	7618
L2_MISSES = 479753
L2_total_cache_accesses = 1004603
L2_total_cache_misses = 479753
L2_total_cache_miss_rate = 0.4776
L2_total_cache_pending_hits = 16276
L2_total_cache_reservation_fails = 218995
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 388817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 150782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3846
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 482
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5630
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 351287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 45430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 43087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16779
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2717
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4473646
icnt_total_pkts_simt_to_mem=1176459
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.7214
gpu_ipc_2 =     270.7041
gpu_tot_sim_cycle_stream_1 = 669658
gpu_tot_sim_cycle_stream_2 = 668866
gpu_sim_insn_1 = 5840363
gpu_sim_insn_2 = 181064752
gpu_sim_cycle = 669665
gpu_sim_insn = 186905115
gpu_ipc =     279.1024
gpu_tot_sim_cycle = 669665
gpu_tot_sim_insn = 186905115
gpu_tot_ipc =     279.1024
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3337137
gpu_stall_icnt2sh    = 5653624
gpu_total_sim_rate=204044

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3373259
	L1I_total_cache_misses = 16130
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 35837, Miss = 27141, Miss_rate = 0.757, Pending_hits = 2346, Reservation_fails = 545351
	L1D_cache_core[1]: Access = 36976, Miss = 27685, Miss_rate = 0.749, Pending_hits = 2448, Reservation_fails = 551162
	L1D_cache_core[2]: Access = 34072, Miss = 25829, Miss_rate = 0.758, Pending_hits = 2239, Reservation_fails = 527914
	L1D_cache_core[3]: Access = 34103, Miss = 26193, Miss_rate = 0.768, Pending_hits = 2330, Reservation_fails = 537416
	L1D_cache_core[4]: Access = 36527, Miss = 27260, Miss_rate = 0.746, Pending_hits = 2430, Reservation_fails = 548584
	L1D_cache_core[5]: Access = 31463, Miss = 23908, Miss_rate = 0.760, Pending_hits = 2251, Reservation_fails = 508793
	L1D_cache_core[6]: Access = 35322, Miss = 26598, Miss_rate = 0.753, Pending_hits = 2309, Reservation_fails = 558715
	L1D_cache_core[7]: Access = 36810, Miss = 27812, Miss_rate = 0.756, Pending_hits = 2490, Reservation_fails = 545621
	L1D_cache_core[8]: Access = 32231, Miss = 24240, Miss_rate = 0.752, Pending_hits = 2197, Reservation_fails = 514648
	L1D_cache_core[9]: Access = 32283, Miss = 24594, Miss_rate = 0.762, Pending_hits = 2055, Reservation_fails = 519608
	L1D_cache_core[10]: Access = 9358, Miss = 8489, Miss_rate = 0.907, Pending_hits = 174, Reservation_fails = 21599
	L1D_cache_core[11]: Access = 9775, Miss = 9113, Miss_rate = 0.932, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 11540, Miss = 9963, Miss_rate = 0.863, Pending_hits = 220, Reservation_fails = 25222
	L1D_cache_core[13]: Access = 9967, Miss = 8928, Miss_rate = 0.896, Pending_hits = 143, Reservation_fails = 27402
	L1D_cache_core[14]: Access = 9258, Miss = 8382, Miss_rate = 0.905, Pending_hits = 182, Reservation_fails = 19737
	L1D_cache_core[15]: Access = 9917, Miss = 8944, Miss_rate = 0.902, Pending_hits = 101, Reservation_fails = 21403
	L1D_cache_core[16]: Access = 9999, Miss = 8865, Miss_rate = 0.887, Pending_hits = 200, Reservation_fails = 23249
	L1D_cache_core[17]: Access = 9726, Miss = 8863, Miss_rate = 0.911, Pending_hits = 128, Reservation_fails = 19517
	L1D_cache_core[18]: Access = 8734, Miss = 8079, Miss_rate = 0.925, Pending_hits = 168, Reservation_fails = 18500
	L1D_cache_core[19]: Access = 9818, Miss = 8971, Miss_rate = 0.914, Pending_hits = 133, Reservation_fails = 16330
	L1D_cache_core[20]: Access = 8627, Miss = 8388, Miss_rate = 0.972, Pending_hits = 114, Reservation_fails = 10960
	L1D_cache_core[21]: Access = 8703, Miss = 8621, Miss_rate = 0.991, Pending_hits = 60, Reservation_fails = 6546
	L1D_cache_core[22]: Access = 8789, Miss = 8493, Miss_rate = 0.966, Pending_hits = 120, Reservation_fails = 9683
	L1D_cache_core[23]: Access = 8928, Miss = 8869, Miss_rate = 0.993, Pending_hits = 24, Reservation_fails = 4890
	L1D_cache_core[24]: Access = 8882, Miss = 8716, Miss_rate = 0.981, Pending_hits = 114, Reservation_fails = 7691
	L1D_cache_core[25]: Access = 8560, Miss = 8518, Miss_rate = 0.995, Pending_hits = 42, Reservation_fails = 8154
	L1D_cache_core[26]: Access = 8862, Miss = 8700, Miss_rate = 0.982, Pending_hits = 96, Reservation_fails = 8463
	L1D_cache_core[27]: Access = 9267, Miss = 9189, Miss_rate = 0.992, Pending_hits = 48, Reservation_fails = 6598
	L1D_cache_core[28]: Access = 8804, Miss = 8676, Miss_rate = 0.985, Pending_hits = 84, Reservation_fails = 9866
	L1D_cache_core[29]: Access = 8579, Miss = 8504, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 9055
	L1D_cache_core[30]: Access = 8945, Miss = 8945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9998
	L1D_cache_core[31]: Access = 8107, Miss = 8107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10524
	L1D_cache_core[32]: Access = 8748, Miss = 8748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7586
	L1D_cache_core[33]: Access = 8413, Miss = 8413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9225
	L1D_cache_core[34]: Access = 7838, Miss = 7838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7974
	L1D_cache_core[35]: Access = 7643, Miss = 7643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13877
	L1D_cache_core[36]: Access = 8598, Miss = 8598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7991
	L1D_cache_core[37]: Access = 8623, Miss = 8623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8469
	L1D_cache_core[38]: Access = 9033, Miss = 9033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8538
	L1D_cache_core[39]: Access = 8118, Miss = 8118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9869
	L1D_cache_core[40]: Access = 8950, Miss = 8950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7854
	L1D_cache_core[41]: Access = 8319, Miss = 8319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10279
	L1D_cache_core[42]: Access = 9029, Miss = 9029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6179
	L1D_cache_core[43]: Access = 8969, Miss = 8969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8269
	L1D_cache_core[44]: Access = 8715, Miss = 8715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5483
	L1D_cache_core[45]: Access = 8163, Miss = 8163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8410
	L1D_cache_core[46]: Access = 8757, Miss = 8757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5001
	L1D_cache_core[47]: Access = 9301, Miss = 9301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4512
	L1D_cache_core[48]: Access = 9201, Miss = 9201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5726
	L1D_cache_core[49]: Access = 8334, Miss = 8334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9868
	L1D_cache_core[50]: Access = 8814, Miss = 8814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8585
	L1D_cache_core[51]: Access = 8331, Miss = 8331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7540
	L1D_cache_core[52]: Access = 9142, Miss = 9142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5169
	L1D_cache_core[53]: Access = 8283, Miss = 8283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11206
	L1D_cache_core[54]: Access = 8840, Miss = 8840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607
	L1D_cache_core[55]: Access = 8749, Miss = 8749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9618
	L1D_cache_core[56]: Access = 9078, Miss = 9078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4551
	L1D_cache_core[57]: Access = 8349, Miss = 8349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9521
	L1D_cache_core[58]: Access = 8979, Miss = 8979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3848
	L1D_cache_core[59]: Access = 8465, Miss = 8465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7679
	L1D_total_cache_accesses = 790551
	L1D_total_cache_misses = 695365
	L1D_total_cache_miss_rate = 0.8796
	L1D_total_cache_pending_hits = 25395
	L1D_total_cache_reservation_fails = 5888634
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 335077
	L1C_total_cache_misses = 8412
	L1C_total_cache_miss_rate = 0.0251
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 129288
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 488829
	L1T_total_cache_miss_rate = 0.3773
	L1T_total_cache_pending_hits = 806631
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 548292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3960193
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 326665
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8412
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129288
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 806631
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 488829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1928441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3357129
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16130
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2117, 1239, 1285, 1224, 1305, 1571, 1305, 1565, 1698, 1114, 1253, 2029, 1242, 653, 1265, 1591, 1214, 1079, 1119, 1511, 1188, 1552, 1086, 1481, 1159, 1103, 1127, 1090, 1128, 1107, 1136, 1105, 1139, 1008, 1126, 1094, 1573, 1120, 666, 1120, 1553, 1133, 1133, 1552, 1060, 1120, 1069, 1515, 
gpgpu_n_tot_thrd_icount = 205744992
gpgpu_n_tot_w_icount = 6429531
gpgpu_n_stall_shd_mem = 11341577
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 548292
gpgpu_n_mem_write_global = 149438
gpgpu_n_mem_texture = 488829
gpgpu_n_mem_const = 5115
gpgpu_n_load_insn  = 13372672
gpgpu_n_store_insn = 623063
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2718231
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 129288
gpgpu_stall_shd_mem[c_mem][bk_conf] = 129288
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6103569
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13715020	W0_Idle:5297172	W0_Scoreboard:54753451	W1:155398	W2:110530	W3:106470	W4:82007	W5:58539	W6:27163	W7:14521	W8:4183	W9:1240	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:244	W18:260	W19:1276	W20:1226	W21:2749	W22:3519	W23:3413	W24:3353	W25:3430	W26:2528	W27:1440	W28:642	W29:209	W30:63	W31:0	W32:5845208
Warp Occupancy Distribution:
Stall:11329428	W0_Idle:3609147	W0_Scoreboard:22183322	W1:155398	W2:110530	W3:106470	W4:82007	W5:58539	W6:27163	W7:14521	W8:4183	W9:1240	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:244	W18:260	W19:1276	W20:1226	W21:2749	W22:3519	W23:3413	W24:3353	W25:3430	W26:2528	W27:1440	W28:642	W29:209	W30:63	W31:0	W32:2369018
Warp Occupancy Distribution:
Stall:2385592	W0_Idle:1688025	W0_Scoreboard:32570129	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3476190
warp_utilization0: 0.080175
warp_utilization1: 0.073697
warp_utilization2: 0.086645
traffic_breakdown_coretomem[CONST_ACC_R] = 40920 {8:5115,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4386336 {8:548292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7387376 {40:132168,72:3876,136:13394,}
traffic_breakdown_coretomem[INST_ACC_R] = 15920 {8:1990,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3910632 {8:488829,}
traffic_breakdown_memtocore[CONST_ACC_R] = 368280 {72:5115,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74525144 {136:547979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1195088 {8:149386,}
traffic_breakdown_memtocore[INST_ACC_R] = 270640 {136:1990,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 66480744 {136:488829,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 597 
averagemflatency_1 = 642 
averagemflatency_2= 549 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 3916 
max_icnt2sh_latency = 669664 
mrq_lat_table:289378 	12998 	15843 	31874 	83150 	89388 	79952 	45414 	11044 	877 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4423 	15245 	33612 	93220 	393924 	527653 	120918 	2306 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	166634 	48534 	67029 	125925 	211484 	298652 	240488 	34019 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46822 	890009 	103307 	1777 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	25571 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	247 	1086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        16        29        34        32        20        27        27 
dram[1]:        23        20        28        28        28        25        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        15        18        19        30        26        31        30 
dram[3]:        20        20        22        30        23        24        20        20        17        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        20        20        18        20        18        20        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        25        23        26        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5013      5543     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4411      5369     12473      8363 
dram[5]:     12984     10744      3765      3056      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.476369  1.456561  1.578317  1.569525  1.640326  1.627003  1.562163  1.603190  1.674115  1.689563  1.652823  1.624088  1.426134  1.435727  1.418889  1.422864 
dram[1]:  1.475203  1.477121  1.580600  1.555679  1.624866  1.607442  1.591070  1.570064  1.661942  1.671356  1.634946  1.656319  1.441709  1.409978  1.420631  1.412531 
dram[2]:  1.466897  1.470143  1.564833  1.565623  1.647352  1.635353  1.564108  1.579670  1.664493  1.683856  1.649069  1.643678  1.430898  1.444640  1.404679  1.421132 
dram[3]:  1.451724  1.472525  1.565617  1.604048  1.638316  1.627381  1.567853  1.562005  1.671027  1.676373  1.634604  1.631749  1.446814  1.427905  1.408451  1.433216 
dram[4]:  1.448508  1.458071  1.555857  1.575877  1.673800  1.618125  1.585057  1.576096  1.654333  1.640140  1.621050  1.672022  1.426131  1.430935  1.403003  1.401093 
dram[5]:  1.455096  1.474608  1.559585  1.565551  1.639267  1.661717  1.569228  1.553882  1.653009  1.651515  1.628840  1.650041  1.434402  1.425944  1.420326  1.420973 
average row locality = 659921/423481 = 1.558325
average row locality_1 = 369165/225145 = 1.639677
average row locality_2 = 290756/198336 = 1.465977
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5259      5305      5129      5101      5950      5958      6944      6882      6731      6540      6594      6512      5669      5648      5684      5653 
dram[1]:      5359      5243      5091      5068      5903      5859      6884      6867      6757      6780      6631      6719      5798      5697      5664      5739 
dram[2]:      5248      5157      5105      5161      5917      5895      6780      6913      6654      6718      6508      6462      5630      5650      5634      5639 
dram[3]:      5203      5259      5073      5073      5990      6066      6841      6735      6690      6877      6606      6557      5867      5730      5790      5677 
dram[4]:      5311      5274      5184      5057      6010      6133      6954      6770      6683      6713      6515      6492      5769      5612      5689      5623 
dram[5]:      5252      5262      5156      5143      5942      5930      6883      6796      6661      6860      6743      6613      5730      5729      5748      5622 
total reads: 574582
bank skew: 6954/5057 = 1.38
chip skew: 96070/95071 = 1.01
number of total write accesses:
dram[0]:       270       278       534       554      1689      1658      1173      1158      1737      1700      1604      1498       181       171        10        10 
dram[1]:       263       277       547       548      1690      1614      1205      1189      1802      1774      1547      1551       175       153        10        10 
dram[2]:       269       284       555       541      1674      1608      1125      1137      1770      1772      1551      1546       168        91        10        10 
dram[3]:       270       288       546       554      1715      1708      1177      1150      1742      1758      1585      1543       172        83        10        10 
dram[4]:       273       290       554       561      1733      1634      1171      1142      1678      1696      1540      1524       158        96        10        15 
dram[5]:       273       284       563       565      1756      1679      1164      1149      1690      1751      1582      1525       174        86        10        15 
total reads: 85343
bank skew: 1802/10 = 180.20
chip skew: 14355/14075 = 1.02
average mf latency per bank:
dram[0]:        733       688       709       672      1152      1158      1353      1235      1197      1139      1290      1235      1355      1279       937       885
dram[1]:        691       617       681       635      1114      1111      1235      1167      1157      1108      1277      1208      1264      1218       806       775
dram[2]:        689       701       669       702      1162      1205      1240      1281      1128      1157      1278      1286      1304      1883       898       919
dram[3]:        670       668       661       654      1160      1145      1224      1211      1143      1133      1253      1242      1230      1255       825       791
dram[4]:        752       716       733       685      1234      1198      1339      1305      1226      1178      1330      1278      1413      1319       978       931
dram[5]:        645       659       665       667      1136      1167      1195      1242      1150      1154      1254      1246      1223      1241       796       790
maximum mf latency per bank:
dram[0]:       3756      2898      3314      3420      4210      3757      4179      4095      3868      3557      3323      3784      3528      2998      3287      3343
dram[1]:       3802      3435      4179      3693      3287      3343      3053      3721      2681      3470      3831      3269      3926      4187      3359      3496
dram[2]:       3356      3072      3405      3280      3842      3871      4080      3113      3846      3686      3904      3100      4100      3367      2552      3084
dram[3]:       3750      3010      3256      3450      3150      3471      2214      2901      3537      3597      4291      3846      3516      3871      3530      4056
dram[4]:       3485      3352      3141      3776      3603      3526      3784      3037      3479      3517      4431      3946      3879      3238      3523      3177
dram[5]:       3522      4000      3531      3339      3522      3946      3377      2537      2684      3452      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=531581 n_act=70293 n_pre=70277 n_req=104840 n_req_1=23903 n_req_2=80937 n_req_3=0 n_rd=191113 n_write=20693 bw_util=0.4569 bw_util_1=0.09384 bw_util_2=0.363 bw_util_3=0 blp=5.499423 blp_1= 2.082264 blp_2= 3.882410 blp_3= -nan
 n_activity=821525 dram_eff=0.4916 dram_eff_1=0.101 dram_eff_2=0.3906 dram_eff_3=0
bk0: 10518a 692791i bk1: 10610a 687476i bk2: 10258a 677578i bk3: 10202a 679737i bk4: 11900a 548814i bk5: 11916a 549245i bk6: 13888a 549514i bk7: 13764a 550172i bk8: 13458a 547380i bk9: 13080a 556323i bk10: 13188a 552849i bk11: 13023a 559166i bk12: 11338a 666728i bk13: 11296a 668964i bk14: 11368a 674631i bk15: 11306a 673333i 
bw_dist = 0.094	0.363	0.000	0.473	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45423
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529245 n_act=70882 n_pre=70866 n_req=105453 n_req_1=24151 n_req_2=81302 n_req_3=0 n_rd=192117 n_write=20847 bw_util=0.4594 bw_util_1=0.09492 bw_util_2=0.3645 bw_util_3=0 blp=5.536271 blp_1= 2.064940 blp_2= 3.911837 blp_3= -nan
 n_activity=818300 dram_eff=0.4963 dram_eff_1=0.1025 dram_eff_2=0.3937 dram_eff_3=0
bk0: 10718a 686903i bk1: 10486a 691176i bk2: 10182a 681412i bk3: 10136a 681621i bk4: 11806a 558338i bk5: 11718a 557024i bk6: 13768a 550826i bk7: 13734a 550301i bk8: 13514a 537128i bk9: 13560a 538504i bk10: 13262a 555994i bk11: 13437a 551333i bk12: 11596a 662771i bk13: 11394a 663743i bk14: 11328a 674913i bk15: 11478a 669154i 
bw_dist = 0.095	0.364	0.000	0.466	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.2216
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=533373 n_act=69949 n_pre=69933 n_req=104236 n_req_1=23234 n_req_2=81002 n_req_3=0 n_rd=190142 n_write=20560 bw_util=0.4543 bw_util_1=0.09109 bw_util_2=0.3633 bw_util_3=0 blp=5.463352 blp_1= 2.030956 blp_2= 3.893043 blp_3= -nan
 n_activity=822281 dram_eff=0.4884 dram_eff_1=0.09792 dram_eff_2=0.3905 dram_eff_3=0
bk0: 10496a 692118i bk1: 10314a 693182i bk2: 10210a 678687i bk3: 10322a 674272i bk4: 11834a 554967i bk5: 11790a 555110i bk6: 13560a 559359i bk7: 13826a 549426i bk8: 13308a 549416i bk9: 13436a 538639i bk10: 13016a 563544i bk11: 12924a 560784i bk12: 11260a 669097i bk13: 11300a 674807i bk14: 11268a 675704i bk15: 11278a 673161i 
bw_dist = 0.091	0.363	0.000	0.476	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31521
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529520 n_act=70780 n_pre=70764 n_req=105330 n_req_1=24059 n_req_2=81271 n_req_3=0 n_rd=192066 n_write=20827 bw_util=0.459 bw_util_1=0.09464 bw_util_2=0.3643 bw_util_3=0 blp=5.470700 blp_1= 2.065428 blp_2= 3.866003 blp_3= -nan
 n_activity=824135 dram_eff=0.4923 dram_eff_1=0.1015 dram_eff_2=0.3908 dram_eff_3=0
bk0: 10406a 691833i bk1: 10518a 689019i bk2: 10146a 682441i bk3: 10146a 683489i bk4: 11980a 554522i bk5: 12132a 544063i bk6: 13682a 554082i bk7: 13470a 555139i bk8: 13380a 548710i bk9: 13754a 539121i bk10: 13212a 550815i bk11: 13114a 556365i bk12: 11734a 663968i bk13: 11460a 675415i bk14: 11580a 669717i bk15: 11352a 674287i 
bw_dist = 0.095	0.364	0.000	0.473	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33193
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=530501 n_act=70670 n_pre=70654 n_req=104910 n_req_1=23943 n_req_2=80967 n_req_3=0 n_rd=191572 n_write=20560 bw_util=0.4575 bw_util_1=0.09442 bw_util_2=0.3631 bw_util_3=0 blp=5.503784 blp_1= 2.060409 blp_2= 3.892594 blp_3= -nan
 n_activity=822712 dram_eff=0.4916 dram_eff_1=0.1014 dram_eff_2=0.3902 dram_eff_3=0
bk0: 10622a 689077i bk1: 10548a 688600i bk2: 10368a 674132i bk3: 10114a 678653i bk4: 12020a 551672i bk5: 12266a 545272i bk6: 13908a 552626i bk7: 13540a 548703i bk8: 13366a 549039i bk9: 13426a 543733i bk10: 13028a 561886i bk11: 12980a 559127i bk12: 11538a 664715i bk13: 11224a 674364i bk14: 11378a 672473i bk15: 11246a 668401i 
bw_dist = 0.094	0.363	0.000	0.473	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.5871
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529247 n_act=70911 n_pre=70895 n_req=105356 n_req_1=24098 n_req_2=81258 n_req_3=0 n_rd=192140 n_write=20764 bw_util=0.4592 bw_util_1=0.09474 bw_util_2=0.3644 bw_util_3=0 blp=5.504484 blp_1= 2.070671 blp_2= 3.888032 blp_3= -nan
 n_activity=821505 dram_eff=0.4941 dram_eff_1=0.1019 dram_eff_2=0.3921 dram_eff_3=0
bk0: 10504a 692504i bk1: 10524a 689989i bk2: 10312a 678876i bk3: 10286a 678031i bk4: 11884a 543074i bk5: 11860a 552808i bk6: 13766a 554240i bk7: 13592a 552415i bk8: 13322a 552108i bk9: 13720a 537121i bk10: 13486a 550316i bk11: 13226a 558463i bk12: 11460a 665269i bk13: 11458a 671473i bk14: 11496a 671354i bk15: 11244a 672220i 
bw_dist = 0.095	0.364	0.000	0.470	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.27839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100037, Miss = 47962, Miss_rate = 0.479, Pending_hits = 1533, Reservation_fails = 24666
L2_cache_bank[1]: Access = 99301, Miss = 47599, Miss_rate = 0.479, Pending_hits = 1566, Reservation_fails = 23505
L2_cache_bank[2]: Access = 99155, Miss = 48089, Miss_rate = 0.485, Pending_hits = 1541, Reservation_fails = 18644
L2_cache_bank[3]: Access = 98628, Miss = 47972, Miss_rate = 0.486, Pending_hits = 1584, Reservation_fails = 14854
L2_cache_bank[4]: Access = 99634, Miss = 47478, Miss_rate = 0.477, Pending_hits = 1604, Reservation_fails = 19817
L2_cache_bank[5]: Access = 101532, Miss = 47595, Miss_rate = 0.469, Pending_hits = 1656, Reservation_fails = 22858
L2_cache_bank[6]: Access = 98743, Miss = 48062, Miss_rate = 0.487, Pending_hits = 1626, Reservation_fails = 20367
L2_cache_bank[7]: Access = 98566, Miss = 47977, Miss_rate = 0.487, Pending_hits = 1567, Reservation_fails = 22164
L2_cache_bank[8]: Access = 100149, Miss = 48122, Miss_rate = 0.481, Pending_hits = 1605, Reservation_fails = 30351
L2_cache_bank[9]: Access = 99848, Miss = 47674, Miss_rate = 0.477, Pending_hits = 1639, Reservation_fails = 24436
L2_cache_bank[10]: Access = 98875, Miss = 48115, Miss_rate = 0.487, Pending_hits = 1548, Reservation_fails = 19385
L2_cache_bank[11]: Access = 98963, Miss = 47956, Miss_rate = 0.485, Pending_hits = 1666, Reservation_fails = 21647
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100037, Miss = 47962 (0.479), PendingHit = 1533 (0.0153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99301, Miss = 47599 (0.479), PendingHit = 1566 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99155, Miss = 48089 (0.485), PendingHit = 1541 (0.0155)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98628, Miss = 47972 (0.486), PendingHit = 1584 (0.0161)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99634, Miss = 47478 (0.477), PendingHit = 1604 (0.0161)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101532, Miss = 47595 (0.469), PendingHit = 1656 (0.0163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98743, Miss = 48062 (0.487), PendingHit = 1626 (0.0165)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98566, Miss = 47977 (0.487), PendingHit = 1567 (0.0159)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100149, Miss = 48122 (0.481), PendingHit = 1605 (0.016)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99848, Miss = 47674 (0.477), PendingHit = 1639 (0.0164)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98875, Miss = 48115 (0.487), PendingHit = 1548 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98963, Miss = 47956 (0.485), PendingHit = 1666 (0.0168)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.473
Stream 2: L2 Cache Miss Rate = 0.491
Stream 1: Accesses  = 613210
Stream 1: Misses  = 289750
Stream 2: Accesses  = 580221
Stream 2: Misses  = 284851
Stream 1+2: Accesses  = 1193431
Stream 1+2: Misses  = 574601
Total Accesses  = 1193431
MPKI-CORES
CORE_L2MPKI_0	24.326
CORE_L2MPKI_1	27.615
CORE_L2MPKI_2	23.363
CORE_L2MPKI_3	27.543
CORE_L2MPKI_4	23.426
CORE_L2MPKI_5	24.070
CORE_L2MPKI_6	24.368
CORE_L2MPKI_7	26.632
CORE_L2MPKI_8	22.895
CORE_L2MPKI_9	26.318
CORE_L2MPKI_10	2.580
CORE_L2MPKI_11	2.568
CORE_L2MPKI_12	2.607
CORE_L2MPKI_13	2.565
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.633
CORE_L2MPKI_16	2.517
CORE_L2MPKI_17	2.665
CORE_L2MPKI_18	2.482
CORE_L2MPKI_19	2.532
CORE_L2MPKI_20	2.501
CORE_L2MPKI_21	2.530
CORE_L2MPKI_22	2.514
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.529
CORE_L2MPKI_25	2.575
CORE_L2MPKI_26	2.511
CORE_L2MPKI_27	2.587
CORE_L2MPKI_28	2.521
CORE_L2MPKI_29	2.556
CORE_L2MPKI_30	2.528
CORE_L2MPKI_31	2.701
CORE_L2MPKI_32	2.583
CORE_L2MPKI_33	2.533
CORE_L2MPKI_34	2.667
CORE_L2MPKI_35	2.838
CORE_L2MPKI_36	2.641
CORE_L2MPKI_37	2.542
CORE_L2MPKI_38	2.531
CORE_L2MPKI_39	2.667
CORE_L2MPKI_40	2.557
CORE_L2MPKI_41	2.594
CORE_L2MPKI_42	2.602
CORE_L2MPKI_43	2.587
CORE_L2MPKI_44	2.613
CORE_L2MPKI_45	2.649
CORE_L2MPKI_46	2.554
CORE_L2MPKI_47	2.559
CORE_L2MPKI_48	2.516
CORE_L2MPKI_49	2.612
CORE_L2MPKI_50	2.621
CORE_L2MPKI_51	2.582
CORE_L2MPKI_52	2.494
CORE_L2MPKI_53	2.596
CORE_L2MPKI_54	2.518
CORE_L2MPKI_55	2.548
CORE_L2MPKI_56	2.610
CORE_L2MPKI_57	2.553
CORE_L2MPKI_58	2.587
CORE_L2MPKI_59	2.537
Avg_MPKI_Stream1= 10.058
Avg_MPKI_Stream2= 2.591
MISSES-CORES
CORE_MISSES_0	10793
CORE_MISSES_1	10876
CORE_MISSES_2	10260
CORE_MISSES_3	10728
CORE_MISSES_4	10698
CORE_MISSES_5	9509
CORE_MISSES_6	10644
CORE_MISSES_7	10857
CORE_MISSES_8	9676
CORE_MISSES_9	9703
CORE_MISSES_10	8906
CORE_MISSES_11	9558
CORE_MISSES_12	9940
CORE_MISSES_13	9046
CORE_MISSES_14	8756
CORE_MISSES_15	9242
CORE_MISSES_16	8821
CORE_MISSES_17	9451
CORE_MISSES_18	8286
CORE_MISSES_19	9131
CORE_MISSES_20	9029
CORE_MISSES_21	9392
CORE_MISSES_22	9176
CORE_MISSES_23	9952
CORE_MISSES_24	9541
CORE_MISSES_25	9399
CORE_MISSES_26	9440
CORE_MISSES_27	10180
CORE_MISSES_28	9432
CORE_MISSES_29	9328
CORE_MISSES_30	9632
CORE_MISSES_31	9325
CORE_MISSES_32	9625
CORE_MISSES_33	9082
CORE_MISSES_34	8898
CORE_MISSES_35	9131
CORE_MISSES_36	9665
CORE_MISSES_37	9296
CORE_MISSES_38	9702
CORE_MISSES_39	9197
CORE_MISSES_40	9748
CORE_MISSES_41	9150
CORE_MISSES_42	9963
CORE_MISSES_43	9847
CORE_MISSES_44	9714
CORE_MISSES_45	9152
CORE_MISSES_46	9532
CORE_MISSES_47	10141
CORE_MISSES_48	9818
CORE_MISSES_49	9249
CORE_MISSES_50	9810
CORE_MISSES_51	9196
CORE_MISSES_52	9732
CORE_MISSES_53	9112
CORE_MISSES_54	9469
CORE_MISSES_55	9480
CORE_MISSES_56	10062
CORE_MISSES_57	9072
CORE_MISSES_58	9889
CORE_MISSES_59	9162
L2_MISSES = 574601
L2_total_cache_accesses = 1193431
L2_total_cache_misses = 574601
L2_total_cache_miss_rate = 0.4815
L2_total_cache_pending_hits = 19135
L2_total_cache_reservation_fails = 262694
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 468974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 555
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 391
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6085
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 421444
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13177
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 54208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 50597
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19459
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 86
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3190
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5358721
icnt_total_pkts_simt_to_mem=1387160
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.7214
gpu_ipc_2 =     270.7041
gpu_tot_sim_cycle_stream_1 = 669658
gpu_tot_sim_cycle_stream_2 = 668866
gpu_sim_insn_1 = 5840363
gpu_sim_insn_2 = 181064752
gpu_sim_cycle = 669665
gpu_sim_insn = 186905115
gpu_ipc =     279.1024
gpu_tot_sim_cycle = 669665
gpu_tot_sim_insn = 186905115
gpu_tot_ipc =     279.1024
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3337137
gpu_stall_icnt2sh    = 5653624
gpu_total_sim_rate=204044

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3373259
	L1I_total_cache_misses = 16130
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 35837, Miss = 27141, Miss_rate = 0.757, Pending_hits = 2346, Reservation_fails = 545351
	L1D_cache_core[1]: Access = 36976, Miss = 27685, Miss_rate = 0.749, Pending_hits = 2448, Reservation_fails = 551162
	L1D_cache_core[2]: Access = 34072, Miss = 25829, Miss_rate = 0.758, Pending_hits = 2239, Reservation_fails = 527914
	L1D_cache_core[3]: Access = 34103, Miss = 26193, Miss_rate = 0.768, Pending_hits = 2330, Reservation_fails = 537416
	L1D_cache_core[4]: Access = 36527, Miss = 27260, Miss_rate = 0.746, Pending_hits = 2430, Reservation_fails = 548584
	L1D_cache_core[5]: Access = 31463, Miss = 23908, Miss_rate = 0.760, Pending_hits = 2251, Reservation_fails = 508793
	L1D_cache_core[6]: Access = 35322, Miss = 26598, Miss_rate = 0.753, Pending_hits = 2309, Reservation_fails = 558715
	L1D_cache_core[7]: Access = 36810, Miss = 27812, Miss_rate = 0.756, Pending_hits = 2490, Reservation_fails = 545621
	L1D_cache_core[8]: Access = 32231, Miss = 24240, Miss_rate = 0.752, Pending_hits = 2197, Reservation_fails = 514648
	L1D_cache_core[9]: Access = 32283, Miss = 24594, Miss_rate = 0.762, Pending_hits = 2055, Reservation_fails = 519608
	L1D_cache_core[10]: Access = 9358, Miss = 8489, Miss_rate = 0.907, Pending_hits = 174, Reservation_fails = 21599
	L1D_cache_core[11]: Access = 9775, Miss = 9113, Miss_rate = 0.932, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 11540, Miss = 9963, Miss_rate = 0.863, Pending_hits = 220, Reservation_fails = 25222
	L1D_cache_core[13]: Access = 9967, Miss = 8928, Miss_rate = 0.896, Pending_hits = 143, Reservation_fails = 27402
	L1D_cache_core[14]: Access = 9258, Miss = 8382, Miss_rate = 0.905, Pending_hits = 182, Reservation_fails = 19737
	L1D_cache_core[15]: Access = 9917, Miss = 8944, Miss_rate = 0.902, Pending_hits = 101, Reservation_fails = 21403
	L1D_cache_core[16]: Access = 9999, Miss = 8865, Miss_rate = 0.887, Pending_hits = 200, Reservation_fails = 23249
	L1D_cache_core[17]: Access = 9726, Miss = 8863, Miss_rate = 0.911, Pending_hits = 128, Reservation_fails = 19517
	L1D_cache_core[18]: Access = 8734, Miss = 8079, Miss_rate = 0.925, Pending_hits = 168, Reservation_fails = 18500
	L1D_cache_core[19]: Access = 9818, Miss = 8971, Miss_rate = 0.914, Pending_hits = 133, Reservation_fails = 16330
	L1D_cache_core[20]: Access = 8627, Miss = 8388, Miss_rate = 0.972, Pending_hits = 114, Reservation_fails = 10960
	L1D_cache_core[21]: Access = 8703, Miss = 8621, Miss_rate = 0.991, Pending_hits = 60, Reservation_fails = 6546
	L1D_cache_core[22]: Access = 8789, Miss = 8493, Miss_rate = 0.966, Pending_hits = 120, Reservation_fails = 9683
	L1D_cache_core[23]: Access = 8928, Miss = 8869, Miss_rate = 0.993, Pending_hits = 24, Reservation_fails = 4890
	L1D_cache_core[24]: Access = 8882, Miss = 8716, Miss_rate = 0.981, Pending_hits = 114, Reservation_fails = 7691
	L1D_cache_core[25]: Access = 8560, Miss = 8518, Miss_rate = 0.995, Pending_hits = 42, Reservation_fails = 8154
	L1D_cache_core[26]: Access = 8862, Miss = 8700, Miss_rate = 0.982, Pending_hits = 96, Reservation_fails = 8463
	L1D_cache_core[27]: Access = 9267, Miss = 9189, Miss_rate = 0.992, Pending_hits = 48, Reservation_fails = 6598
	L1D_cache_core[28]: Access = 8804, Miss = 8676, Miss_rate = 0.985, Pending_hits = 84, Reservation_fails = 9866
	L1D_cache_core[29]: Access = 8579, Miss = 8504, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 9055
	L1D_cache_core[30]: Access = 8945, Miss = 8945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9998
	L1D_cache_core[31]: Access = 8107, Miss = 8107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10524
	L1D_cache_core[32]: Access = 8748, Miss = 8748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7586
	L1D_cache_core[33]: Access = 8413, Miss = 8413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9225
	L1D_cache_core[34]: Access = 7838, Miss = 7838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7974
	L1D_cache_core[35]: Access = 7643, Miss = 7643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13877
	L1D_cache_core[36]: Access = 8598, Miss = 8598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7991
	L1D_cache_core[37]: Access = 8623, Miss = 8623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8469
	L1D_cache_core[38]: Access = 9033, Miss = 9033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8538
	L1D_cache_core[39]: Access = 8118, Miss = 8118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9869
	L1D_cache_core[40]: Access = 8950, Miss = 8950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7854
	L1D_cache_core[41]: Access = 8319, Miss = 8319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10279
	L1D_cache_core[42]: Access = 9029, Miss = 9029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6179
	L1D_cache_core[43]: Access = 8969, Miss = 8969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8269
	L1D_cache_core[44]: Access = 8715, Miss = 8715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5483
	L1D_cache_core[45]: Access = 8163, Miss = 8163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8410
	L1D_cache_core[46]: Access = 8757, Miss = 8757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5001
	L1D_cache_core[47]: Access = 9301, Miss = 9301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4512
	L1D_cache_core[48]: Access = 9201, Miss = 9201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5726
	L1D_cache_core[49]: Access = 8334, Miss = 8334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9868
	L1D_cache_core[50]: Access = 8814, Miss = 8814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8585
	L1D_cache_core[51]: Access = 8331, Miss = 8331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7540
	L1D_cache_core[52]: Access = 9142, Miss = 9142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5169
	L1D_cache_core[53]: Access = 8283, Miss = 8283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11206
	L1D_cache_core[54]: Access = 8840, Miss = 8840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607
	L1D_cache_core[55]: Access = 8749, Miss = 8749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9618
	L1D_cache_core[56]: Access = 9078, Miss = 9078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4551
	L1D_cache_core[57]: Access = 8349, Miss = 8349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9521
	L1D_cache_core[58]: Access = 8979, Miss = 8979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3848
	L1D_cache_core[59]: Access = 8465, Miss = 8465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7679
	L1D_total_cache_accesses = 790551
	L1D_total_cache_misses = 695365
	L1D_total_cache_miss_rate = 0.8796
	L1D_total_cache_pending_hits = 25395
	L1D_total_cache_reservation_fails = 5888634
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 335077
	L1C_total_cache_misses = 8412
	L1C_total_cache_miss_rate = 0.0251
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 129288
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 488829
	L1T_total_cache_miss_rate = 0.3773
	L1T_total_cache_pending_hits = 806631
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 548292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3960193
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 326665
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8412
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129288
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 806631
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 488829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1928441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3357129
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16130
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2117, 1239, 1285, 1224, 1305, 1571, 1305, 1565, 1698, 1114, 1253, 2029, 1242, 653, 1265, 1591, 1214, 1079, 1119, 1511, 1188, 1552, 1086, 1481, 1159, 1103, 1127, 1090, 1128, 1107, 1136, 1105, 1139, 1008, 1126, 1094, 1573, 1120, 666, 1120, 1553, 1133, 1133, 1552, 1060, 1120, 1069, 1515, 
gpgpu_n_tot_thrd_icount = 205744992
gpgpu_n_tot_w_icount = 6429531
gpgpu_n_stall_shd_mem = 11341577
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 548292
gpgpu_n_mem_write_global = 149438
gpgpu_n_mem_texture = 488829
gpgpu_n_mem_const = 5115
gpgpu_n_load_insn  = 13372672
gpgpu_n_store_insn = 623063
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2718231
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 129288
gpgpu_stall_shd_mem[c_mem][bk_conf] = 129288
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6103569
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13715020	W0_Idle:5297172	W0_Scoreboard:54753451	W1:155398	W2:110530	W3:106470	W4:82007	W5:58539	W6:27163	W7:14521	W8:4183	W9:1240	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:244	W18:260	W19:1276	W20:1226	W21:2749	W22:3519	W23:3413	W24:3353	W25:3430	W26:2528	W27:1440	W28:642	W29:209	W30:63	W31:0	W32:5845208
Warp Occupancy Distribution:
Stall:11329428	W0_Idle:3609147	W0_Scoreboard:22183322	W1:155398	W2:110530	W3:106470	W4:82007	W5:58539	W6:27163	W7:14521	W8:4183	W9:1240	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:244	W18:260	W19:1276	W20:1226	W21:2749	W22:3519	W23:3413	W24:3353	W25:3430	W26:2528	W27:1440	W28:642	W29:209	W30:63	W31:0	W32:2369018
Warp Occupancy Distribution:
Stall:2385592	W0_Idle:1688025	W0_Scoreboard:32570129	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3476190
warp_utilization0: 0.080175
warp_utilization1: 0.073697
warp_utilization2: 0.086645
traffic_breakdown_coretomem[CONST_ACC_R] = 40920 {8:5115,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4386336 {8:548292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7387376 {40:132168,72:3876,136:13394,}
traffic_breakdown_coretomem[INST_ACC_R] = 15920 {8:1990,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3910632 {8:488829,}
traffic_breakdown_memtocore[CONST_ACC_R] = 368280 {72:5115,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74525144 {136:547979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1195088 {8:149386,}
traffic_breakdown_memtocore[INST_ACC_R] = 270640 {136:1990,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 66480744 {136:488829,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4431 
averagemflatency = 597 
averagemflatency_1 = 642 
averagemflatency_2= 549 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 3916 
max_icnt2sh_latency = 669664 
mrq_lat_table:289378 	12998 	15843 	31874 	83150 	89388 	79952 	45414 	11044 	877 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4423 	15245 	33612 	93220 	393924 	527653 	120918 	2306 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	166634 	48534 	67029 	125925 	211484 	298652 	240488 	34019 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46822 	890009 	103307 	1777 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	25571 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	247 	1086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        16        29        34        32        20        27        27 
dram[1]:        23        20        28        28        28        25        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        15        18        19        30        26        31        30 
dram[3]:        20        20        22        30        23        24        20        20        17        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        20        20        18        20        18        20        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        25        23        26        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5013      5543     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4411      5369     12473      8363 
dram[5]:     12984     10744      3765      3056      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.476369  1.456561  1.578317  1.569525  1.640326  1.627003  1.562163  1.603190  1.674115  1.689563  1.652823  1.624088  1.426134  1.435727  1.418889  1.422864 
dram[1]:  1.475203  1.477121  1.580600  1.555679  1.624866  1.607442  1.591070  1.570064  1.661942  1.671356  1.634946  1.656319  1.441709  1.409978  1.420631  1.412531 
dram[2]:  1.466897  1.470143  1.564833  1.565623  1.647352  1.635353  1.564108  1.579670  1.664493  1.683856  1.649069  1.643678  1.430898  1.444640  1.404679  1.421132 
dram[3]:  1.451724  1.472525  1.565617  1.604048  1.638316  1.627381  1.567853  1.562005  1.671027  1.676373  1.634604  1.631749  1.446814  1.427905  1.408451  1.433216 
dram[4]:  1.448508  1.458071  1.555857  1.575877  1.673800  1.618125  1.585057  1.576096  1.654333  1.640140  1.621050  1.672022  1.426131  1.430935  1.403003  1.401093 
dram[5]:  1.455096  1.474608  1.559585  1.565551  1.639267  1.661717  1.569228  1.553882  1.653009  1.651515  1.628840  1.650041  1.434402  1.425944  1.420326  1.420973 
average row locality = 659921/423481 = 1.558325
average row locality_1 = 369165/225145 = 1.639677
average row locality_2 = 290756/198336 = 1.465977
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5259      5305      5129      5101      5950      5958      6944      6882      6731      6540      6594      6512      5669      5648      5684      5653 
dram[1]:      5359      5243      5091      5068      5903      5859      6884      6867      6757      6780      6631      6719      5798      5697      5664      5739 
dram[2]:      5248      5157      5105      5161      5917      5895      6780      6913      6654      6718      6508      6462      5630      5650      5634      5639 
dram[3]:      5203      5259      5073      5073      5990      6066      6841      6735      6690      6877      6606      6557      5867      5730      5790      5677 
dram[4]:      5311      5274      5184      5057      6010      6133      6954      6770      6683      6713      6515      6492      5769      5612      5689      5623 
dram[5]:      5252      5262      5156      5143      5942      5930      6883      6796      6661      6860      6743      6613      5730      5729      5748      5622 
total reads: 574582
bank skew: 6954/5057 = 1.38
chip skew: 96070/95071 = 1.01
number of total write accesses:
dram[0]:       270       278       534       554      1689      1658      1173      1158      1737      1700      1604      1498       181       171        10        10 
dram[1]:       263       277       547       548      1690      1614      1205      1189      1802      1774      1547      1551       175       153        10        10 
dram[2]:       269       284       555       541      1674      1608      1125      1137      1770      1772      1551      1546       168        91        10        10 
dram[3]:       270       288       546       554      1715      1708      1177      1150      1742      1758      1585      1543       172        83        10        10 
dram[4]:       273       290       554       561      1733      1634      1171      1142      1678      1696      1540      1524       158        96        10        15 
dram[5]:       273       284       563       565      1756      1679      1164      1149      1690      1751      1582      1525       174        86        10        15 
total reads: 85343
bank skew: 1802/10 = 180.20
chip skew: 14355/14075 = 1.02
average mf latency per bank:
dram[0]:        733       688       709       672      1152      1158      1353      1235      1197      1139      1290      1235      1355      1279       937       885
dram[1]:        691       617       681       635      1114      1111      1235      1167      1157      1108      1277      1208      1264      1218       806       775
dram[2]:        689       701       669       702      1162      1205      1240      1281      1128      1157      1278      1286      1304      1883       898       919
dram[3]:        670       668       661       654      1160      1145      1224      1211      1143      1133      1253      1242      1230      1255       825       791
dram[4]:        752       716       733       685      1234      1198      1339      1305      1226      1178      1330      1278      1413      1319       978       931
dram[5]:        645       659       665       667      1136      1167      1195      1242      1150      1154      1254      1246      1223      1241       796       790
maximum mf latency per bank:
dram[0]:       3756      2898      3314      3420      4210      3757      4179      4095      3868      3557      3323      3784      3528      2998      3287      3343
dram[1]:       3802      3435      4179      3693      3287      3343      3053      3721      2681      3470      3831      3269      3926      4187      3359      3496
dram[2]:       3356      3072      3405      3280      3842      3871      4080      3113      3846      3686      3904      3100      4100      3367      2552      3084
dram[3]:       3750      3010      3256      3450      3150      3471      2214      2901      3537      3597      4291      3846      3516      3871      3530      4056
dram[4]:       3485      3352      3141      3776      3603      3526      3784      3037      3479      3517      4431      3946      3879      3238      3523      3177
dram[5]:       3522      4000      3531      3339      3522      3946      3377      2537      2684      3452      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=531581 n_act=70293 n_pre=70277 n_req=104840 n_req_1=23903 n_req_2=80937 n_req_3=0 n_rd=191113 n_write=20693 bw_util=0.4569 bw_util_1=0.09384 bw_util_2=0.363 bw_util_3=0 blp=5.499423 blp_1= 2.082264 blp_2= 3.882410 blp_3= -nan
 n_activity=821525 dram_eff=0.4916 dram_eff_1=0.101 dram_eff_2=0.3906 dram_eff_3=0
bk0: 10518a 692791i bk1: 10610a 687476i bk2: 10258a 677578i bk3: 10202a 679737i bk4: 11900a 548814i bk5: 11916a 549245i bk6: 13888a 549514i bk7: 13764a 550172i bk8: 13458a 547380i bk9: 13080a 556323i bk10: 13188a 552849i bk11: 13023a 559166i bk12: 11338a 666728i bk13: 11296a 668964i bk14: 11368a 674631i bk15: 11306a 673333i 
bw_dist = 0.094	0.363	0.000	0.473	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45423
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529245 n_act=70882 n_pre=70866 n_req=105453 n_req_1=24151 n_req_2=81302 n_req_3=0 n_rd=192117 n_write=20847 bw_util=0.4594 bw_util_1=0.09492 bw_util_2=0.3645 bw_util_3=0 blp=5.536271 blp_1= 2.064940 blp_2= 3.911837 blp_3= -nan
 n_activity=818300 dram_eff=0.4963 dram_eff_1=0.1025 dram_eff_2=0.3937 dram_eff_3=0
bk0: 10718a 686903i bk1: 10486a 691176i bk2: 10182a 681412i bk3: 10136a 681621i bk4: 11806a 558338i bk5: 11718a 557024i bk6: 13768a 550826i bk7: 13734a 550301i bk8: 13514a 537128i bk9: 13560a 538504i bk10: 13262a 555994i bk11: 13437a 551333i bk12: 11596a 662771i bk13: 11394a 663743i bk14: 11328a 674913i bk15: 11478a 669154i 
bw_dist = 0.095	0.364	0.000	0.466	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.2216
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=533373 n_act=69949 n_pre=69933 n_req=104236 n_req_1=23234 n_req_2=81002 n_req_3=0 n_rd=190142 n_write=20560 bw_util=0.4543 bw_util_1=0.09109 bw_util_2=0.3633 bw_util_3=0 blp=5.463352 blp_1= 2.030956 blp_2= 3.893043 blp_3= -nan
 n_activity=822281 dram_eff=0.4884 dram_eff_1=0.09792 dram_eff_2=0.3905 dram_eff_3=0
bk0: 10496a 692118i bk1: 10314a 693182i bk2: 10210a 678687i bk3: 10322a 674272i bk4: 11834a 554967i bk5: 11790a 555110i bk6: 13560a 559359i bk7: 13826a 549426i bk8: 13308a 549416i bk9: 13436a 538639i bk10: 13016a 563544i bk11: 12924a 560784i bk12: 11260a 669097i bk13: 11300a 674807i bk14: 11268a 675704i bk15: 11278a 673161i 
bw_dist = 0.091	0.363	0.000	0.476	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31521
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529520 n_act=70780 n_pre=70764 n_req=105330 n_req_1=24059 n_req_2=81271 n_req_3=0 n_rd=192066 n_write=20827 bw_util=0.459 bw_util_1=0.09464 bw_util_2=0.3643 bw_util_3=0 blp=5.470700 blp_1= 2.065428 blp_2= 3.866003 blp_3= -nan
 n_activity=824135 dram_eff=0.4923 dram_eff_1=0.1015 dram_eff_2=0.3908 dram_eff_3=0
bk0: 10406a 691833i bk1: 10518a 689019i bk2: 10146a 682441i bk3: 10146a 683489i bk4: 11980a 554522i bk5: 12132a 544063i bk6: 13682a 554082i bk7: 13470a 555139i bk8: 13380a 548710i bk9: 13754a 539121i bk10: 13212a 550815i bk11: 13114a 556365i bk12: 11734a 663968i bk13: 11460a 675415i bk14: 11580a 669717i bk15: 11352a 674287i 
bw_dist = 0.095	0.364	0.000	0.473	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33193
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=530501 n_act=70670 n_pre=70654 n_req=104910 n_req_1=23943 n_req_2=80967 n_req_3=0 n_rd=191572 n_write=20560 bw_util=0.4575 bw_util_1=0.09442 bw_util_2=0.3631 bw_util_3=0 blp=5.503784 blp_1= 2.060409 blp_2= 3.892594 blp_3= -nan
 n_activity=822712 dram_eff=0.4916 dram_eff_1=0.1014 dram_eff_2=0.3902 dram_eff_3=0
bk0: 10622a 689077i bk1: 10548a 688600i bk2: 10368a 674132i bk3: 10114a 678653i bk4: 12020a 551672i bk5: 12266a 545272i bk6: 13908a 552626i bk7: 13540a 548703i bk8: 13366a 549039i bk9: 13426a 543733i bk10: 13028a 561886i bk11: 12980a 559127i bk12: 11538a 664715i bk13: 11224a 674364i bk14: 11378a 672473i bk15: 11246a 668401i 
bw_dist = 0.094	0.363	0.000	0.473	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.5871
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883957 n_nop=529247 n_act=70911 n_pre=70895 n_req=105356 n_req_1=24098 n_req_2=81258 n_req_3=0 n_rd=192140 n_write=20764 bw_util=0.4592 bw_util_1=0.09474 bw_util_2=0.3644 bw_util_3=0 blp=5.504484 blp_1= 2.070671 blp_2= 3.888032 blp_3= -nan
 n_activity=821505 dram_eff=0.4941 dram_eff_1=0.1019 dram_eff_2=0.3921 dram_eff_3=0
bk0: 10504a 692504i bk1: 10524a 689989i bk2: 10312a 678876i bk3: 10286a 678031i bk4: 11884a 543074i bk5: 11860a 552808i bk6: 13766a 554240i bk7: 13592a 552415i bk8: 13322a 552108i bk9: 13720a 537121i bk10: 13486a 550316i bk11: 13226a 558463i bk12: 11460a 665269i bk13: 11458a 671473i bk14: 11496a 671354i bk15: 11244a 672220i 
bw_dist = 0.095	0.364	0.000	0.470	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.27839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100037, Miss = 47962, Miss_rate = 0.479, Pending_hits = 1533, Reservation_fails = 24666
L2_cache_bank[1]: Access = 99301, Miss = 47599, Miss_rate = 0.479, Pending_hits = 1566, Reservation_fails = 23505
L2_cache_bank[2]: Access = 99155, Miss = 48089, Miss_rate = 0.485, Pending_hits = 1541, Reservation_fails = 18644
L2_cache_bank[3]: Access = 98628, Miss = 47972, Miss_rate = 0.486, Pending_hits = 1584, Reservation_fails = 14854
L2_cache_bank[4]: Access = 99634, Miss = 47478, Miss_rate = 0.477, Pending_hits = 1604, Reservation_fails = 19817
L2_cache_bank[5]: Access = 101532, Miss = 47595, Miss_rate = 0.469, Pending_hits = 1656, Reservation_fails = 22858
L2_cache_bank[6]: Access = 98743, Miss = 48062, Miss_rate = 0.487, Pending_hits = 1626, Reservation_fails = 20367
L2_cache_bank[7]: Access = 98566, Miss = 47977, Miss_rate = 0.487, Pending_hits = 1567, Reservation_fails = 22164
L2_cache_bank[8]: Access = 100149, Miss = 48122, Miss_rate = 0.481, Pending_hits = 1605, Reservation_fails = 30351
L2_cache_bank[9]: Access = 99848, Miss = 47674, Miss_rate = 0.477, Pending_hits = 1639, Reservation_fails = 24436
L2_cache_bank[10]: Access = 98875, Miss = 48115, Miss_rate = 0.487, Pending_hits = 1548, Reservation_fails = 19385
L2_cache_bank[11]: Access = 98963, Miss = 47956, Miss_rate = 0.485, Pending_hits = 1666, Reservation_fails = 21647
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100037, Miss = 47962 (0.479), PendingHit = 1533 (0.0153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99301, Miss = 47599 (0.479), PendingHit = 1566 (0.0158)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99155, Miss = 48089 (0.485), PendingHit = 1541 (0.0155)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98628, Miss = 47972 (0.486), PendingHit = 1584 (0.0161)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99634, Miss = 47478 (0.477), PendingHit = 1604 (0.0161)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101532, Miss = 47595 (0.469), PendingHit = 1656 (0.0163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98743, Miss = 48062 (0.487), PendingHit = 1626 (0.0165)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98566, Miss = 47977 (0.487), PendingHit = 1567 (0.0159)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100149, Miss = 48122 (0.481), PendingHit = 1605 (0.016)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99848, Miss = 47674 (0.477), PendingHit = 1639 (0.0164)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98875, Miss = 48115 (0.487), PendingHit = 1548 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98963, Miss = 47956 (0.485), PendingHit = 1666 (0.0168)
L2 Cache Total Miss Rate = 0.481
Stream 1: L2 Cache Miss Rate = 0.473
Stream 2: L2 Cache Miss Rate = 0.491
Stream 1: Accesses  = 613210
Stream 1: Misses  = 289750
Stream 2: Accesses  = 580221
Stream 2: Misses  = 284851
Stream 1+2: Accesses  = 1193431
Stream 1+2: Misses  = 574601
Total Accesses  = 1193431
MPKI-CORES
CORE_L2MPKI_0	24.326
CORE_L2MPKI_1	27.615
CORE_L2MPKI_2	23.363
CORE_L2MPKI_3	27.543
CORE_L2MPKI_4	23.426
CORE_L2MPKI_5	24.070
CORE_L2MPKI_6	24.368
CORE_L2MPKI_7	26.632
CORE_L2MPKI_8	22.895
CORE_L2MPKI_9	26.318
CORE_L2MPKI_10	2.580
CORE_L2MPKI_11	2.568
CORE_L2MPKI_12	2.607
CORE_L2MPKI_13	2.565
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.633
CORE_L2MPKI_16	2.517
CORE_L2MPKI_17	2.665
CORE_L2MPKI_18	2.482
CORE_L2MPKI_19	2.532
CORE_L2MPKI_20	2.501
CORE_L2MPKI_21	2.530
CORE_L2MPKI_22	2.514
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.529
CORE_L2MPKI_25	2.575
CORE_L2MPKI_26	2.511
CORE_L2MPKI_27	2.587
CORE_L2MPKI_28	2.521
CORE_L2MPKI_29	2.556
CORE_L2MPKI_30	2.528
CORE_L2MPKI_31	2.701
CORE_L2MPKI_32	2.583
CORE_L2MPKI_33	2.533
CORE_L2MPKI_34	2.667
CORE_L2MPKI_35	2.838
CORE_L2MPKI_36	2.641
CORE_L2MPKI_37	2.542
CORE_L2MPKI_38	2.531
CORE_L2MPKI_39	2.667
CORE_L2MPKI_40	2.557
CORE_L2MPKI_41	2.594
CORE_L2MPKI_42	2.602
CORE_L2MPKI_43	2.587
CORE_L2MPKI_44	2.613
CORE_L2MPKI_45	2.649
CORE_L2MPKI_46	2.554
CORE_L2MPKI_47	2.559
CORE_L2MPKI_48	2.516
CORE_L2MPKI_49	2.612
CORE_L2MPKI_50	2.621
CORE_L2MPKI_51	2.582
CORE_L2MPKI_52	2.494
CORE_L2MPKI_53	2.596
CORE_L2MPKI_54	2.518
CORE_L2MPKI_55	2.548
CORE_L2MPKI_56	2.610
CORE_L2MPKI_57	2.553
CORE_L2MPKI_58	2.587
CORE_L2MPKI_59	2.537
Avg_MPKI_Stream1= 10.058
Avg_MPKI_Stream2= 2.591
MISSES-CORES
CORE_MISSES_0	10793
CORE_MISSES_1	10876
CORE_MISSES_2	10260
CORE_MISSES_3	10728
CORE_MISSES_4	10698
CORE_MISSES_5	9509
CORE_MISSES_6	10644
CORE_MISSES_7	10857
CORE_MISSES_8	9676
CORE_MISSES_9	9703
CORE_MISSES_10	8906
CORE_MISSES_11	9558
CORE_MISSES_12	9940
CORE_MISSES_13	9046
CORE_MISSES_14	8756
CORE_MISSES_15	9242
CORE_MISSES_16	8821
CORE_MISSES_17	9451
CORE_MISSES_18	8286
CORE_MISSES_19	9131
CORE_MISSES_20	9029
CORE_MISSES_21	9392
CORE_MISSES_22	9176
CORE_MISSES_23	9952
CORE_MISSES_24	9541
CORE_MISSES_25	9399
CORE_MISSES_26	9440
CORE_MISSES_27	10180
CORE_MISSES_28	9432
CORE_MISSES_29	9328
CORE_MISSES_30	9632
CORE_MISSES_31	9325
CORE_MISSES_32	9625
CORE_MISSES_33	9082
CORE_MISSES_34	8898
CORE_MISSES_35	9131
CORE_MISSES_36	9665
CORE_MISSES_37	9296
CORE_MISSES_38	9702
CORE_MISSES_39	9197
CORE_MISSES_40	9748
CORE_MISSES_41	9150
CORE_MISSES_42	9963
CORE_MISSES_43	9847
CORE_MISSES_44	9714
CORE_MISSES_45	9152
CORE_MISSES_46	9532
CORE_MISSES_47	10141
CORE_MISSES_48	9818
CORE_MISSES_49	9249
CORE_MISSES_50	9810
CORE_MISSES_51	9196
CORE_MISSES_52	9732
CORE_MISSES_53	9112
CORE_MISSES_54	9469
CORE_MISSES_55	9480
CORE_MISSES_56	10062
CORE_MISSES_57	9072
CORE_MISSES_58	9889
CORE_MISSES_59	9162
L2_MISSES = 574601
L2_total_cache_accesses = 1193431
L2_total_cache_misses = 574601
L2_total_cache_miss_rate = 0.4815
L2_total_cache_pending_hits = 19135
L2_total_cache_reservation_fails = 262694
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 468974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 555
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 391
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6085
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 421444
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13177
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 54208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 50597
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19459
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 86
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3190
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5358721
icnt_total_pkts_simt_to_mem=1387160
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.9037
gpu_ipc_2 =     269.1458
gpu_tot_sim_cycle_stream_1 = 785630
gpu_tot_sim_cycle_stream_2 = 784836
gpu_sim_insn_1 = 6209381
gpu_sim_insn_2 = 211235344
gpu_sim_cycle = 785637
gpu_sim_insn = 217444725
gpu_ipc =     276.7751
gpu_tot_sim_cycle = 785637
gpu_tot_sim_insn = 217444725
gpu_tot_ipc =     276.7751
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3997114
gpu_stall_icnt2sh    = 6687842
gpu_total_sim_rate=202651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887861
	L1I_total_cache_misses = 17890
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 41801, Miss = 32134, Miss_rate = 0.769, Pending_hits = 2678, Reservation_fails = 655107
	L1D_cache_core[1]: Access = 42812, Miss = 32558, Miss_rate = 0.760, Pending_hits = 2805, Reservation_fails = 661044
	L1D_cache_core[2]: Access = 40100, Miss = 30888, Miss_rate = 0.770, Pending_hits = 2579, Reservation_fails = 637598
	L1D_cache_core[3]: Access = 39928, Miss = 31167, Miss_rate = 0.781, Pending_hits = 2652, Reservation_fails = 647294
	L1D_cache_core[4]: Access = 42236, Miss = 32026, Miss_rate = 0.758, Pending_hits = 2748, Reservation_fails = 658615
	L1D_cache_core[5]: Access = 37548, Miss = 28974, Miss_rate = 0.772, Pending_hits = 2599, Reservation_fails = 618428
	L1D_cache_core[6]: Access = 41419, Miss = 31728, Miss_rate = 0.766, Pending_hits = 2674, Reservation_fails = 668317
	L1D_cache_core[7]: Access = 42550, Miss = 32605, Miss_rate = 0.766, Pending_hits = 2826, Reservation_fails = 655624
	L1D_cache_core[8]: Access = 38129, Miss = 29249, Miss_rate = 0.767, Pending_hits = 2536, Reservation_fails = 624467
	L1D_cache_core[9]: Access = 37980, Miss = 29342, Miss_rate = 0.773, Pending_hits = 2387, Reservation_fails = 629633
	L1D_cache_core[10]: Access = 10824, Miss = 9955, Miss_rate = 0.920, Pending_hits = 174, Reservation_fails = 23663
	L1D_cache_core[11]: Access = 11549, Miss = 10887, Miss_rate = 0.943, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 12936, Miss = 11359, Miss_rate = 0.878, Pending_hits = 220, Reservation_fails = 26051
	L1D_cache_core[13]: Access = 11575, Miss = 10536, Miss_rate = 0.910, Pending_hits = 143, Reservation_fails = 27488
	L1D_cache_core[14]: Access = 10904, Miss = 10028, Miss_rate = 0.920, Pending_hits = 182, Reservation_fails = 19737
	L1D_cache_core[15]: Access = 11425, Miss = 10452, Miss_rate = 0.915, Pending_hits = 101, Reservation_fails = 23010
	L1D_cache_core[16]: Access = 11116, Miss = 9982, Miss_rate = 0.898, Pending_hits = 200, Reservation_fails = 26311
	L1D_cache_core[17]: Access = 11485, Miss = 10622, Miss_rate = 0.925, Pending_hits = 128, Reservation_fails = 19746
	L1D_cache_core[18]: Access = 10116, Miss = 9461, Miss_rate = 0.935, Pending_hits = 168, Reservation_fails = 19337
	L1D_cache_core[19]: Access = 11411, Miss = 10564, Miss_rate = 0.926, Pending_hits = 133, Reservation_fails = 17082
	L1D_cache_core[20]: Access = 9932, Miss = 9693, Miss_rate = 0.976, Pending_hits = 114, Reservation_fails = 14642
	L1D_cache_core[21]: Access = 9858, Miss = 9776, Miss_rate = 0.992, Pending_hits = 60, Reservation_fails = 7238
	L1D_cache_core[22]: Access = 9906, Miss = 9610, Miss_rate = 0.970, Pending_hits = 120, Reservation_fails = 13503
	L1D_cache_core[23]: Access = 10639, Miss = 10580, Miss_rate = 0.994, Pending_hits = 24, Reservation_fails = 4890
	L1D_cache_core[24]: Access = 10205, Miss = 10039, Miss_rate = 0.984, Pending_hits = 114, Reservation_fails = 9916
	L1D_cache_core[25]: Access = 10208, Miss = 10166, Miss_rate = 0.996, Pending_hits = 42, Reservation_fails = 8310
	L1D_cache_core[26]: Access = 9996, Miss = 9834, Miss_rate = 0.984, Pending_hits = 96, Reservation_fails = 10194
	L1D_cache_core[27]: Access = 10515, Miss = 10437, Miss_rate = 0.993, Pending_hits = 48, Reservation_fails = 8070
	L1D_cache_core[28]: Access = 10061, Miss = 9933, Miss_rate = 0.987, Pending_hits = 84, Reservation_fails = 12448
	L1D_cache_core[29]: Access = 10272, Miss = 10197, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 9268
	L1D_cache_core[30]: Access = 10126, Miss = 10126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12975
	L1D_cache_core[31]: Access = 9676, Miss = 9676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11785
	L1D_cache_core[32]: Access = 9994, Miss = 9994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12924
	L1D_cache_core[33]: Access = 9729, Miss = 9729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[34]: Access = 8977, Miss = 8977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10744
	L1D_cache_core[35]: Access = 9026, Miss = 9026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15327
	L1D_cache_core[36]: Access = 9915, Miss = 9915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10290
	L1D_cache_core[37]: Access = 9962, Miss = 9962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10834
	L1D_cache_core[38]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12064
	L1D_cache_core[39]: Access = 9584, Miss = 9584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11223
	L1D_cache_core[40]: Access = 10067, Miss = 10067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10585
	L1D_cache_core[41]: Access = 9875, Miss = 9875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10393
	L1D_cache_core[42]: Access = 10297, Miss = 10297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375
	L1D_cache_core[43]: Access = 10554, Miss = 10554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8316
	L1D_cache_core[44]: Access = 10096, Miss = 10096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6297
	L1D_cache_core[45]: Access = 9743, Miss = 9743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10743
	L1D_cache_core[46]: Access = 10126, Miss = 10126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6985
	L1D_cache_core[47]: Access = 10811, Miss = 10811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5088
	L1D_cache_core[48]: Access = 10757, Miss = 10757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5726
	L1D_cache_core[49]: Access = 9961, Miss = 9961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10453
	L1D_cache_core[50]: Access = 10196, Miss = 10196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9883
	L1D_cache_core[51]: Access = 9853, Miss = 9853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7765
	L1D_cache_core[52]: Access = 10527, Miss = 10527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8070
	L1D_cache_core[53]: Access = 9697, Miss = 9697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11930
	L1D_cache_core[54]: Access = 10243, Miss = 10243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6009
	L1D_cache_core[55]: Access = 10186, Miss = 10186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11462
	L1D_cache_core[56]: Access = 10417, Miss = 10417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5890
	L1D_cache_core[57]: Access = 9788, Miss = 9788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10226
	L1D_cache_core[58]: Access = 10362, Miss = 10362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4725
	L1D_cache_core[59]: Access = 10031, Miss = 10031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8689
	L1D_total_cache_accesses = 920319
	L1D_total_cache_misses = 815665
	L1D_total_cache_miss_rate = 0.8863
	L1D_total_cache_pending_hits = 28784
	L1D_total_cache_reservation_fails = 7064284
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 381953
	L1C_total_cache_misses = 8898
	L1C_total_cache_miss_rate = 0.0233
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 129288
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 569824
	L1T_total_cache_miss_rate = 0.3770
	L1T_total_cache_pending_hits = 941546
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5052002
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 373055
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8898
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129288
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 941546
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 569824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2012282
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3869971
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1419, 1537, 1407, 1563, 1708, 1563, 1609, 1982, 1127, 1507, 2029, 1463, 653, 1498, 1591, 1380, 1079, 1239, 1511, 1289, 1552, 1175, 1481, 1214, 1103, 1182, 1090, 1151, 1107, 1146, 1105, 1143, 1008, 1127, 1094, 1578, 1120, 667, 1120, 1553, 1133, 1133, 1552, 1060, 1120, 1069, 1515, 
gpgpu_n_tot_thrd_icount = 237263296
gpgpu_n_tot_w_icount = 7414478
gpgpu_n_stall_shd_mem = 13507107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656099
gpgpu_n_mem_write_global = 161949
gpgpu_n_mem_texture = 569824
gpgpu_n_mem_const = 5461
gpgpu_n_load_insn  = 15567874
gpgpu_n_store_insn = 696448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 3053313
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 129288
gpgpu_stall_shd_mem[c_mem][bk_conf] = 129288
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7331972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16682029	W0_Idle:5689105	W0_Scoreboard:64326180	W1:157633	W2:114332	W3:110875	W4:85272	W5:61017	W6:28231	W7:15142	W8:4491	W9:1321	W10:73	W11:66	W12:99	W13:77	W14:124	W15:38	W16:114	W17:415	W18:352	W19:1980	W20:1822	W21:4574	W22:5333	W23:5254	W24:5170	W25:5343	W26:3772	W27:2233	W28:856	W29:287	W30:63	W31:0	W32:6798247
Warp Occupancy Distribution:
Stall:13907282	W0_Idle:3703058	W0_Scoreboard:26049665	W1:157633	W2:114332	W3:110875	W4:85272	W5:61017	W6:28231	W7:15142	W8:4491	W9:1321	W10:73	W11:66	W12:99	W13:77	W14:124	W15:38	W16:114	W17:415	W18:352	W19:1980	W20:1822	W21:4574	W22:5333	W23:5254	W24:5170	W25:5343	W26:3772	W27:2233	W28:856	W29:287	W30:63	W31:0	W32:2757300
Warp Occupancy Distribution:
Stall:2774747	W0_Idle:1986047	W0_Scoreboard:38276515	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4040947
warp_utilization0: 0.078785
warp_utilization1: 0.071729
warp_utilization2: 0.085835
traffic_breakdown_coretomem[CONST_ACC_R] = 43688 {8:5461,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5248792 {8:656099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8122504 {40:141805,72:4520,136:15624,}
traffic_breakdown_coretomem[INST_ACC_R] = 18080 {8:2260,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4558592 {8:569824,}
traffic_breakdown_memtocore[CONST_ACC_R] = 393192 {72:5461,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 89186216 {136:655781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1295112 {8:161889,}
traffic_breakdown_memtocore[INST_ACC_R] = 307360 {136:2260,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 77496064 {136:569824,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4637 
averagemflatency = 605 
averagemflatency_1 = 650 
averagemflatency_2= 557 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4201 
max_icnt2sh_latency = 785636 
mrq_lat_table:338639 	15236 	18391 	37409 	99123 	105475 	93114 	52324 	12567 	1017 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4895 	17018 	37924 	106113 	452590 	623295 	148354 	2750 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	190415 	55467 	77147 	145284 	247033 	349561 	287778 	41859 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	53174 	1055366 	120536 	1982 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	38074 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	261 	1304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        20        27        27 
dram[1]:        23        20        28        28        28        25        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        15        18        19        30        26        31        30 
dram[3]:        20        20        22        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        20        20        18        20        18        20        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        25        23        26        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      5384     12473      8363 
dram[5]:     12984     10744      3765      3056      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.485033  1.476476  1.587822  1.569691  1.651567  1.645156  1.551070  1.582283  1.664511  1.675462  1.640028  1.619713  1.433898  1.440111  1.427535  1.420583 
dram[1]:  1.481046  1.491172  1.592724  1.553113  1.625157  1.615011  1.573853  1.550415  1.645335  1.661669  1.628234  1.650313  1.438637  1.415516  1.424365  1.417729 
dram[2]:  1.474603  1.490605  1.581797  1.561492  1.651852  1.631741  1.561110  1.574954  1.653512  1.666382  1.630704  1.631523  1.434328  1.451212  1.406952  1.423298 
dram[3]:  1.464741  1.481398  1.562122  1.587734  1.644016  1.640763  1.547440  1.557308  1.662491  1.662416  1.626013  1.629855  1.449834  1.429056  1.406878  1.441038 
dram[4]:  1.464577  1.472166  1.557463  1.573131  1.683707  1.632381  1.575049  1.560268  1.644467  1.631190  1.617387  1.655464  1.429110  1.435473  1.402758  1.407517 
dram[5]:  1.476030  1.485624  1.567967  1.558230  1.645063  1.655179  1.556219  1.536029  1.646615  1.643344  1.631713  1.633985  1.430489  1.427781  1.424905  1.419624 
average row locality = 773298/496730 = 1.556777
average row locality_1 = 436118/265893 = 1.640201
average row locality_2 = 337180/230837 = 1.460684
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6259      6305      6169      6086      7221      7244      8201      8132      7866      7661      7660      7622      6576      6532      6659      6651 
dram[1]:      6350      6241      6122      6087      7093      7071      8038      8040      7802      7828      7722      7817      6688      6596      6645      6749 
dram[2]:      6255      6151      6149      6165      7164      7129      8074      8180      7765      7844      7563      7565      6541      6544      6605      6638 
dram[3]:      6213      6220      6086      6076      7189      7279      7990      7899      7756      7946      7712      7689      6779      6644      6759      6687 
dram[4]:      6298      6229      6178      6093      7290      7392      8270      8025      7838      7842      7650      7591      6650      6496      6685      6630 
dram[5]:      6250      6256      6155      6156      7162      7120      8085      7942      7730      7936      7887      7717      6631      6621      6744      6603 
total reads: 677141
bank skew: 8270/6076 = 1.36
chip skew: 113157/112332 = 1.01
number of total write accesses:
dram[0]:       339       348       611       626      2003      1960      1290      1281      1913      1864      1698      1646       192       189        29        31 
dram[1]:       331       347       620       624      1964      1902      1328      1309      1968      1926      1655      1669       193       173        31        32 
dram[2]:       335       354       629       615      1979      1888      1263      1265      1956      1921      1657      1658       186       104        33        33 
dram[3]:       330       350       628       629      2029      2011      1290      1286      1933      1963      1714      1668       186        94        32        34 
dram[4]:       338       356       625       640      2031      1924      1300      1282      1866      1875      1671      1620       174       100        30        36 
dram[5]:       340       358       639       641      2052      1957      1299      1288      1878      1952      1745      1649       191        91        30        38 
total reads: 96161
bank skew: 2052/29 = 70.76
chip skew: 16177/15868 = 1.02
average mf latency per bank:
dram[0]:        728       707       714       693      1159      1191      1416      1343      1216      1191      1298      1271      1311      1263       923       893
dram[1]:        683       633       674       644      1096      1118      1281      1241      1166      1144      1267      1225      1214      1174       784       767
dram[2]:        704       714       691       714      1176      1226      1339      1376      1187      1196      1321      1310      1290      1773       902       909
dram[3]:        663       676       653       667      1121      1163      1263      1302      1148      1165      1245      1251      1176      1217       795       792
dram[4]:        749       735       733       716      1206      1247      1392      1415      1238      1228      1342      1318      1372      1319       954       935
dram[5]:        651       658       670       666      1135      1159      1269      1298      1174      1172      1255      1247      1179      1187       781       769
maximum mf latency per bank:
dram[0]:       3756      3656      3314      3420      4210      3757      4179      4095      3868      4637      4149      4348      3528      2998      3287      3343
dram[1]:       3802      3956      4179      3693      3287      3343      3311      3721      2681      3470      3831      3566      3926      4187      3359      3496
dram[2]:       3356      3072      3405      3658      3842      3871      4080      3113      3987      3686      3904      3492      4100      3492      3213      3084
dram[3]:       3993      3010      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      3776      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=623117 n_act=82506 n_pre=82490 n_req=123423 n_req_1=29039 n_req_2=94384 n_req_3=0 n_rd=225680 n_write=23247 bw_util=0.4591 bw_util_1=0.09824 bw_util_2=0.3608 bw_util_3=0 blp=5.455256 blp_1= 2.076906 blp_2= 3.866581 blp_3= -nan
 n_activity=964778 dram_eff=0.4935 dram_eff_1=0.1056 dram_eff_2=0.3879 dram_eff_3=0
bk0: 12518a 809884i bk1: 12610a 805304i bk2: 12338a 792906i bk3: 12172a 794361i bk4: 14442a 636675i bk5: 14484a 635219i bk6: 16402a 648668i bk7: 16264a 646510i bk8: 15732a 650551i bk9: 15322a 661431i bk10: 15320a 664014i bk11: 15244a 664075i bk12: 13152a 788429i bk13: 13064a 789798i bk14: 13318a 793636i bk15: 13298a 788366i 
bw_dist = 0.098	0.361	0.000	0.471	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46127
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=622079 n_act=82944 n_pre=82928 n_req=123494 n_req_1=28775 n_req_2=94719 n_req_3=0 n_rd=225778 n_write=23311 bw_util=0.4593 bw_util_1=0.09733 bw_util_2=0.362 bw_util_3=0 blp=5.452153 blp_1= 2.047505 blp_2= 3.874619 blp_3= -nan
 n_activity=962301 dram_eff=0.495 dram_eff_1=0.1049 dram_eff_2=0.3901 dram_eff_3=0
bk0: 12700a 805673i bk1: 12482a 809045i bk2: 12244a 798086i bk3: 12174a 795181i bk4: 14186a 651230i bk5: 14142a 645760i bk6: 16076a 654053i bk7: 16080a 649993i bk8: 15604a 646620i bk9: 15656a 646992i bk10: 15444a 667947i bk11: 15634a 660481i bk12: 13376a 784431i bk13: 13192a 784879i bk14: 13290a 793465i bk15: 13498a 784606i 
bw_dist = 0.097	0.362	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.04558
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=624857 n_act=82222 n_pre=82206 n_req=122756 n_req_1=28294 n_req_2=94462 n_req_3=0 n_rd=224662 n_write=23093 bw_util=0.4568 bw_util_1=0.09568 bw_util_2=0.3611 bw_util_3=0 blp=5.440825 blp_1= 2.037274 blp_2= 3.881823 blp_3= -nan
 n_activity=964270 dram_eff=0.4913 dram_eff_1=0.1029 dram_eff_2=0.3884 dram_eff_3=0
bk0: 12510a 808313i bk1: 12302a 810387i bk2: 12298a 793296i bk3: 12328a 788809i bk4: 14328a 642843i bk5: 14258a 643413i bk6: 16148a 655754i bk7: 16360a 647131i bk8: 15530a 652263i bk9: 15688a 644557i bk10: 15126a 672274i bk11: 15130a 667770i bk12: 13082a 788740i bk13: 13088a 796408i bk14: 13210a 791935i bk15: 13276a 788242i 
bw_dist = 0.096	0.361	0.000	0.473	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.36143
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621866 n_act=82924 n_pre=82908 n_req=123553 n_req_1=28792 n_req_2=94761 n_req_3=0 n_rd=225846 n_write=23496 bw_util=0.4595 bw_util_1=0.09733 bw_util_2=0.3621 bw_util_3=0 blp=5.396999 blp_1= 2.046257 blp_2= 3.832576 blp_3= -nan
 n_activity=968976 dram_eff=0.4918 dram_eff_1=0.1042 dram_eff_2=0.3876 dram_eff_3=0
bk0: 12426a 810073i bk1: 12440a 808206i bk2: 12172a 799009i bk3: 12152a 797106i bk4: 14378a 645390i bk5: 14558a 633974i bk6: 15980a 658783i bk7: 15798a 655941i bk8: 15512a 656461i bk9: 15890a 644219i bk10: 15424a 660331i bk11: 15378a 663970i bk12: 13558a 786319i bk13: 13288a 796167i bk14: 13518a 788140i bk15: 13374a 789915i 
bw_dist = 0.097	0.362	0.000	0.475	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21154
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621582 n_act=83014 n_pre=82998 n_req=123546 n_req_1=29133 n_req_2=94413 n_req_3=0 n_rd=226314 n_write=23132 bw_util=0.4599 bw_util_1=0.09899 bw_util_2=0.361 bw_util_3=0 blp=5.492772 blp_1= 2.064910 blp_2= 3.889135 blp_3= -nan
 n_activity=962855 dram_eff=0.4954 dram_eff_1=0.1066 dram_eff_2=0.3888 dram_eff_3=0
bk0: 12596a 806619i bk1: 12458a 804986i bk2: 12356a 788657i bk3: 12186a 789655i bk4: 14580a 640699i bk5: 14784a 633011i bk6: 16540a 649506i bk7: 16050a 642998i bk8: 15676a 651375i bk9: 15684a 646733i bk10: 15300a 668883i bk11: 15182a 667258i bk12: 13300a 785812i bk13: 12992a 796438i bk14: 13370a 787742i bk15: 13260a 782653i 
bw_dist = 0.099	0.361	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.57814
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621375 n_act=83124 n_pre=83108 n_req=123618 n_req_1=28896 n_req_2=94722 n_req_3=0 n_rd=225986 n_write=23447 bw_util=0.4597 bw_util_1=0.09763 bw_util_2=0.3621 bw_util_3=0 blp=5.440237 blp_1= 2.060174 blp_2= 3.860436 blp_3= -nan
 n_activity=964546 dram_eff=0.4943 dram_eff_1=0.105 dram_eff_2=0.3893 dram_eff_3=0
bk0: 12496a 810717i bk1: 12512a 808221i bk2: 12310a 795315i bk3: 12312a 792476i bk4: 14324a 636319i bk5: 14240a 644844i bk6: 16170a 654085i bk7: 15884a 652535i bk8: 15460a 658875i bk9: 15872a 642823i bk10: 15774a 655954i bk11: 15434a 665297i bk12: 13262a 785740i bk13: 13242a 794317i bk14: 13488a 789194i bk15: 13206a 788974i 
bw_dist = 0.098	0.362	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.12456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116931, Miss = 56612, Miss_rate = 0.484, Pending_hits = 1763, Reservation_fails = 30236
L2_cache_bank[1]: Access = 116464, Miss = 56235, Miss_rate = 0.483, Pending_hits = 1773, Reservation_fails = 29972
L2_cache_bank[2]: Access = 115667, Miss = 56462, Miss_rate = 0.488, Pending_hits = 1758, Reservation_fails = 20159
L2_cache_bank[3]: Access = 115329, Miss = 56434, Miss_rate = 0.489, Pending_hits = 1820, Reservation_fails = 18049
L2_cache_bank[4]: Access = 116895, Miss = 56119, Miss_rate = 0.480, Pending_hits = 1838, Reservation_fails = 25406
L2_cache_bank[5]: Access = 118520, Miss = 56220, Miss_rate = 0.474, Pending_hits = 1904, Reservation_fails = 29200
L2_cache_bank[6]: Access = 115057, Miss = 56486, Miss_rate = 0.491, Pending_hits = 1855, Reservation_fails = 21593
L2_cache_bank[7]: Access = 115280, Miss = 56440, Miss_rate = 0.490, Pending_hits = 1802, Reservation_fails = 28086
L2_cache_bank[8]: Access = 117000, Miss = 56862, Miss_rate = 0.486, Pending_hits = 1802, Reservation_fails = 34410
L2_cache_bank[9]: Access = 117074, Miss = 56304, Miss_rate = 0.481, Pending_hits = 1875, Reservation_fails = 32929
L2_cache_bank[10]: Access = 115544, Miss = 56651, Miss_rate = 0.490, Pending_hits = 1753, Reservation_fails = 21447
L2_cache_bank[11]: Access = 115594, Miss = 56352, Miss_rate = 0.487, Pending_hits = 1890, Reservation_fails = 22809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116931, Miss = 56612 (0.484), PendingHit = 1763 (0.0151)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116464, Miss = 56235 (0.483), PendingHit = 1773 (0.0152)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115667, Miss = 56462 (0.488), PendingHit = 1758 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115329, Miss = 56434 (0.489), PendingHit = 1820 (0.0158)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116895, Miss = 56119 (0.48), PendingHit = 1838 (0.0157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118520, Miss = 56220 (0.474), PendingHit = 1904 (0.0161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115057, Miss = 56486 (0.491), PendingHit = 1855 (0.0161)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115280, Miss = 56440 (0.49), PendingHit = 1802 (0.0156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117000, Miss = 56862 (0.486), PendingHit = 1802 (0.0154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117074, Miss = 56304 (0.481), PendingHit = 1875 (0.016)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115544, Miss = 56651 (0.49), PendingHit = 1753 (0.0152)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115594, Miss = 56352 (0.487), PendingHit = 1890 (0.0164)
L2 Cache Total Miss Rate = 0.485
Stream 1: L2 Cache Miss Rate = 0.479
Stream 2: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 724516
Stream 1: Misses  = 346858
Stream 2: Accesses  = 670839
Stream 2: Misses  = 330319
Stream 1+2: Accesses  = 1395355
Stream 1+2: Misses  = 677177
Total Accesses  = 1395355
MPKI-CORES
CORE_L2MPKI_0	27.376
CORE_L2MPKI_1	31.052
CORE_L2MPKI_2	26.895
CORE_L2MPKI_3	31.136
CORE_L2MPKI_4	26.718
CORE_L2MPKI_5	27.526
CORE_L2MPKI_6	27.843
CORE_L2MPKI_7	29.833
CORE_L2MPKI_8	26.616
CORE_L2MPKI_9	29.978
CORE_L2MPKI_10	2.583
CORE_L2MPKI_11	2.583
CORE_L2MPKI_12	2.599
CORE_L2MPKI_13	2.567
CORE_L2MPKI_14	2.571
CORE_L2MPKI_15	2.611
CORE_L2MPKI_16	2.524
CORE_L2MPKI_17	2.654
CORE_L2MPKI_18	2.502
CORE_L2MPKI_19	2.531
CORE_L2MPKI_20	2.514
CORE_L2MPKI_21	2.602
CORE_L2MPKI_22	2.528
CORE_L2MPKI_23	2.616
CORE_L2MPKI_24	2.528
CORE_L2MPKI_25	2.576
CORE_L2MPKI_26	2.524
CORE_L2MPKI_27	2.651
CORE_L2MPKI_28	2.530
CORE_L2MPKI_29	2.566
CORE_L2MPKI_30	2.532
CORE_L2MPKI_31	2.662
CORE_L2MPKI_32	2.588
CORE_L2MPKI_33	2.564
CORE_L2MPKI_34	2.644
CORE_L2MPKI_35	2.791
CORE_L2MPKI_36	2.638
CORE_L2MPKI_37	2.572
CORE_L2MPKI_38	2.522
CORE_L2MPKI_39	2.645
CORE_L2MPKI_40	2.542
CORE_L2MPKI_41	2.596
CORE_L2MPKI_42	2.600
CORE_L2MPKI_43	2.578
CORE_L2MPKI_44	2.602
CORE_L2MPKI_45	2.632
CORE_L2MPKI_46	2.540
CORE_L2MPKI_47	2.564
CORE_L2MPKI_48	2.509
CORE_L2MPKI_49	2.604
CORE_L2MPKI_50	2.599
CORE_L2MPKI_51	2.569
CORE_L2MPKI_52	2.493
CORE_L2MPKI_53	2.598
CORE_L2MPKI_54	2.516
CORE_L2MPKI_55	2.577
CORE_L2MPKI_56	2.589
CORE_L2MPKI_57	2.545
CORE_L2MPKI_58	2.570
CORE_L2MPKI_59	2.528
Avg_MPKI_Stream1= 11.211
Avg_MPKI_Stream2= 2.584
MISSES-CORES
CORE_MISSES_0	13166
CORE_MISSES_1	13353
CORE_MISSES_2	12816
CORE_MISSES_3	13324
CORE_MISSES_4	13138
CORE_MISSES_5	11940
CORE_MISSES_6	13202
CORE_MISSES_7	13231
CORE_MISSES_8	12222
CORE_MISSES_9	12138
CORE_MISSES_10	10539
CORE_MISSES_11	11558
CORE_MISSES_12	11462
CORE_MISSES_13	10812
CORE_MISSES_14	10530
CORE_MISSES_15	10849
CORE_MISSES_16	10055
CORE_MISSES_17	11408
CORE_MISSES_18	9835
CORE_MISSES_19	10849
CORE_MISSES_20	10459
CORE_MISSES_21	10940
CORE_MISSES_22	10439
CORE_MISSES_23	11872
CORE_MISSES_24	10959
CORE_MISSES_25	11216
CORE_MISSES_26	10711
CORE_MISSES_27	11829
CORE_MISSES_28	10807
CORE_MISSES_29	11199
CORE_MISSES_30	10928
CORE_MISSES_31	10934
CORE_MISSES_32	11021
CORE_MISSES_33	10604
CORE_MISSES_34	10115
CORE_MISSES_35	10632
CORE_MISSES_36	11117
CORE_MISSES_37	10863
CORE_MISSES_38	11045
CORE_MISSES_39	10782
CORE_MISSES_40	10911
CORE_MISSES_41	10879
CORE_MISSES_42	11358
CORE_MISSES_43	11551
CORE_MISSES_44	11213
CORE_MISSES_45	10817
CORE_MISSES_46	10971
CORE_MISSES_47	11809
CORE_MISSES_48	11455
CORE_MISSES_49	11036
CORE_MISSES_50	11266
CORE_MISSES_51	10827
CORE_MISSES_52	11203
CORE_MISSES_53	10677
CORE_MISSES_54	10973
CORE_MISSES_55	11145
CORE_MISSES_56	11460
CORE_MISSES_57	10593
CORE_MISSES_58	11346
CORE_MISSES_59	10788
L2_MISSES = 677177
L2_total_cache_accesses = 1395355
L2_total_cache_misses = 677177
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 21833
L2_total_cache_reservation_fails = 314296
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 555544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221745
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4403
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 606
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 452
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6439
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 491660
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 62883
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 59824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22672
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2034
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 131
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 95
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3616
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6317597
icnt_total_pkts_simt_to_mem=1608934
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.9037
gpu_ipc_2 =     269.1458
gpu_tot_sim_cycle_stream_1 = 785630
gpu_tot_sim_cycle_stream_2 = 784836
gpu_sim_insn_1 = 6209381
gpu_sim_insn_2 = 211235344
gpu_sim_cycle = 785637
gpu_sim_insn = 217444725
gpu_ipc =     276.7751
gpu_tot_sim_cycle = 785637
gpu_tot_sim_insn = 217444725
gpu_tot_ipc =     276.7751
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3997114
gpu_stall_icnt2sh    = 6687842
gpu_total_sim_rate=202651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887861
	L1I_total_cache_misses = 17890
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 41801, Miss = 32134, Miss_rate = 0.769, Pending_hits = 2678, Reservation_fails = 655107
	L1D_cache_core[1]: Access = 42812, Miss = 32558, Miss_rate = 0.760, Pending_hits = 2805, Reservation_fails = 661044
	L1D_cache_core[2]: Access = 40100, Miss = 30888, Miss_rate = 0.770, Pending_hits = 2579, Reservation_fails = 637598
	L1D_cache_core[3]: Access = 39928, Miss = 31167, Miss_rate = 0.781, Pending_hits = 2652, Reservation_fails = 647294
	L1D_cache_core[4]: Access = 42236, Miss = 32026, Miss_rate = 0.758, Pending_hits = 2748, Reservation_fails = 658615
	L1D_cache_core[5]: Access = 37548, Miss = 28974, Miss_rate = 0.772, Pending_hits = 2599, Reservation_fails = 618428
	L1D_cache_core[6]: Access = 41419, Miss = 31728, Miss_rate = 0.766, Pending_hits = 2674, Reservation_fails = 668317
	L1D_cache_core[7]: Access = 42550, Miss = 32605, Miss_rate = 0.766, Pending_hits = 2826, Reservation_fails = 655624
	L1D_cache_core[8]: Access = 38129, Miss = 29249, Miss_rate = 0.767, Pending_hits = 2536, Reservation_fails = 624467
	L1D_cache_core[9]: Access = 37980, Miss = 29342, Miss_rate = 0.773, Pending_hits = 2387, Reservation_fails = 629633
	L1D_cache_core[10]: Access = 10824, Miss = 9955, Miss_rate = 0.920, Pending_hits = 174, Reservation_fails = 23663
	L1D_cache_core[11]: Access = 11549, Miss = 10887, Miss_rate = 0.943, Pending_hits = 113, Reservation_fails = 18001
	L1D_cache_core[12]: Access = 12936, Miss = 11359, Miss_rate = 0.878, Pending_hits = 220, Reservation_fails = 26051
	L1D_cache_core[13]: Access = 11575, Miss = 10536, Miss_rate = 0.910, Pending_hits = 143, Reservation_fails = 27488
	L1D_cache_core[14]: Access = 10904, Miss = 10028, Miss_rate = 0.920, Pending_hits = 182, Reservation_fails = 19737
	L1D_cache_core[15]: Access = 11425, Miss = 10452, Miss_rate = 0.915, Pending_hits = 101, Reservation_fails = 23010
	L1D_cache_core[16]: Access = 11116, Miss = 9982, Miss_rate = 0.898, Pending_hits = 200, Reservation_fails = 26311
	L1D_cache_core[17]: Access = 11485, Miss = 10622, Miss_rate = 0.925, Pending_hits = 128, Reservation_fails = 19746
	L1D_cache_core[18]: Access = 10116, Miss = 9461, Miss_rate = 0.935, Pending_hits = 168, Reservation_fails = 19337
	L1D_cache_core[19]: Access = 11411, Miss = 10564, Miss_rate = 0.926, Pending_hits = 133, Reservation_fails = 17082
	L1D_cache_core[20]: Access = 9932, Miss = 9693, Miss_rate = 0.976, Pending_hits = 114, Reservation_fails = 14642
	L1D_cache_core[21]: Access = 9858, Miss = 9776, Miss_rate = 0.992, Pending_hits = 60, Reservation_fails = 7238
	L1D_cache_core[22]: Access = 9906, Miss = 9610, Miss_rate = 0.970, Pending_hits = 120, Reservation_fails = 13503
	L1D_cache_core[23]: Access = 10639, Miss = 10580, Miss_rate = 0.994, Pending_hits = 24, Reservation_fails = 4890
	L1D_cache_core[24]: Access = 10205, Miss = 10039, Miss_rate = 0.984, Pending_hits = 114, Reservation_fails = 9916
	L1D_cache_core[25]: Access = 10208, Miss = 10166, Miss_rate = 0.996, Pending_hits = 42, Reservation_fails = 8310
	L1D_cache_core[26]: Access = 9996, Miss = 9834, Miss_rate = 0.984, Pending_hits = 96, Reservation_fails = 10194
	L1D_cache_core[27]: Access = 10515, Miss = 10437, Miss_rate = 0.993, Pending_hits = 48, Reservation_fails = 8070
	L1D_cache_core[28]: Access = 10061, Miss = 9933, Miss_rate = 0.987, Pending_hits = 84, Reservation_fails = 12448
	L1D_cache_core[29]: Access = 10272, Miss = 10197, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 9268
	L1D_cache_core[30]: Access = 10126, Miss = 10126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12975
	L1D_cache_core[31]: Access = 9676, Miss = 9676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11785
	L1D_cache_core[32]: Access = 9994, Miss = 9994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12924
	L1D_cache_core[33]: Access = 9729, Miss = 9729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[34]: Access = 8977, Miss = 8977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10744
	L1D_cache_core[35]: Access = 9026, Miss = 9026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15327
	L1D_cache_core[36]: Access = 9915, Miss = 9915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10290
	L1D_cache_core[37]: Access = 9962, Miss = 9962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10834
	L1D_cache_core[38]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12064
	L1D_cache_core[39]: Access = 9584, Miss = 9584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11223
	L1D_cache_core[40]: Access = 10067, Miss = 10067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10585
	L1D_cache_core[41]: Access = 9875, Miss = 9875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10393
	L1D_cache_core[42]: Access = 10297, Miss = 10297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375
	L1D_cache_core[43]: Access = 10554, Miss = 10554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8316
	L1D_cache_core[44]: Access = 10096, Miss = 10096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6297
	L1D_cache_core[45]: Access = 9743, Miss = 9743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10743
	L1D_cache_core[46]: Access = 10126, Miss = 10126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6985
	L1D_cache_core[47]: Access = 10811, Miss = 10811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5088
	L1D_cache_core[48]: Access = 10757, Miss = 10757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5726
	L1D_cache_core[49]: Access = 9961, Miss = 9961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10453
	L1D_cache_core[50]: Access = 10196, Miss = 10196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9883
	L1D_cache_core[51]: Access = 9853, Miss = 9853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7765
	L1D_cache_core[52]: Access = 10527, Miss = 10527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8070
	L1D_cache_core[53]: Access = 9697, Miss = 9697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11930
	L1D_cache_core[54]: Access = 10243, Miss = 10243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6009
	L1D_cache_core[55]: Access = 10186, Miss = 10186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11462
	L1D_cache_core[56]: Access = 10417, Miss = 10417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5890
	L1D_cache_core[57]: Access = 9788, Miss = 9788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10226
	L1D_cache_core[58]: Access = 10362, Miss = 10362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4725
	L1D_cache_core[59]: Access = 10031, Miss = 10031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8689
	L1D_total_cache_accesses = 920319
	L1D_total_cache_misses = 815665
	L1D_total_cache_miss_rate = 0.8863
	L1D_total_cache_pending_hits = 28784
	L1D_total_cache_reservation_fails = 7064284
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 381953
	L1C_total_cache_misses = 8898
	L1C_total_cache_miss_rate = 0.0233
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 129288
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 569824
	L1T_total_cache_miss_rate = 0.3770
	L1T_total_cache_pending_hits = 941546
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5052002
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 373055
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8898
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129288
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 941546
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 569824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2012282
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3869971
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1419, 1537, 1407, 1563, 1708, 1563, 1609, 1982, 1127, 1507, 2029, 1463, 653, 1498, 1591, 1380, 1079, 1239, 1511, 1289, 1552, 1175, 1481, 1214, 1103, 1182, 1090, 1151, 1107, 1146, 1105, 1143, 1008, 1127, 1094, 1578, 1120, 667, 1120, 1553, 1133, 1133, 1552, 1060, 1120, 1069, 1515, 
gpgpu_n_tot_thrd_icount = 237263296
gpgpu_n_tot_w_icount = 7414478
gpgpu_n_stall_shd_mem = 13507107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656099
gpgpu_n_mem_write_global = 161949
gpgpu_n_mem_texture = 569824
gpgpu_n_mem_const = 5461
gpgpu_n_load_insn  = 15567874
gpgpu_n_store_insn = 696448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 3053313
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 129288
gpgpu_stall_shd_mem[c_mem][bk_conf] = 129288
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7331972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16682029	W0_Idle:5689105	W0_Scoreboard:64326180	W1:157633	W2:114332	W3:110875	W4:85272	W5:61017	W6:28231	W7:15142	W8:4491	W9:1321	W10:73	W11:66	W12:99	W13:77	W14:124	W15:38	W16:114	W17:415	W18:352	W19:1980	W20:1822	W21:4574	W22:5333	W23:5254	W24:5170	W25:5343	W26:3772	W27:2233	W28:856	W29:287	W30:63	W31:0	W32:6798247
Warp Occupancy Distribution:
Stall:13907282	W0_Idle:3703058	W0_Scoreboard:26049665	W1:157633	W2:114332	W3:110875	W4:85272	W5:61017	W6:28231	W7:15142	W8:4491	W9:1321	W10:73	W11:66	W12:99	W13:77	W14:124	W15:38	W16:114	W17:415	W18:352	W19:1980	W20:1822	W21:4574	W22:5333	W23:5254	W24:5170	W25:5343	W26:3772	W27:2233	W28:856	W29:287	W30:63	W31:0	W32:2757300
Warp Occupancy Distribution:
Stall:2774747	W0_Idle:1986047	W0_Scoreboard:38276515	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4040947
warp_utilization0: 0.078785
warp_utilization1: 0.071729
warp_utilization2: 0.085835
traffic_breakdown_coretomem[CONST_ACC_R] = 43688 {8:5461,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5248792 {8:656099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8122504 {40:141805,72:4520,136:15624,}
traffic_breakdown_coretomem[INST_ACC_R] = 18080 {8:2260,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4558592 {8:569824,}
traffic_breakdown_memtocore[CONST_ACC_R] = 393192 {72:5461,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 89186216 {136:655781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1295112 {8:161889,}
traffic_breakdown_memtocore[INST_ACC_R] = 307360 {136:2260,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 77496064 {136:569824,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4637 
averagemflatency = 605 
averagemflatency_1 = 650 
averagemflatency_2= 557 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4201 
max_icnt2sh_latency = 785636 
mrq_lat_table:338639 	15236 	18391 	37409 	99123 	105475 	93114 	52324 	12567 	1017 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4895 	17018 	37924 	106113 	452590 	623295 	148354 	2750 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	190415 	55467 	77147 	145284 	247033 	349561 	287778 	41859 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	53174 	1055366 	120536 	1982 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	38074 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	261 	1304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        20        27        27 
dram[1]:        23        20        28        28        28        25        21        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        15        18        19        30        26        31        30 
dram[3]:        20        20        22        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        20        20        18        20        18        20        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        25        23        26        26        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6127     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      5384     12473      8363 
dram[5]:     12984     10744      3765      3056      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.485033  1.476476  1.587822  1.569691  1.651567  1.645156  1.551070  1.582283  1.664511  1.675462  1.640028  1.619713  1.433898  1.440111  1.427535  1.420583 
dram[1]:  1.481046  1.491172  1.592724  1.553113  1.625157  1.615011  1.573853  1.550415  1.645335  1.661669  1.628234  1.650313  1.438637  1.415516  1.424365  1.417729 
dram[2]:  1.474603  1.490605  1.581797  1.561492  1.651852  1.631741  1.561110  1.574954  1.653512  1.666382  1.630704  1.631523  1.434328  1.451212  1.406952  1.423298 
dram[3]:  1.464741  1.481398  1.562122  1.587734  1.644016  1.640763  1.547440  1.557308  1.662491  1.662416  1.626013  1.629855  1.449834  1.429056  1.406878  1.441038 
dram[4]:  1.464577  1.472166  1.557463  1.573131  1.683707  1.632381  1.575049  1.560268  1.644467  1.631190  1.617387  1.655464  1.429110  1.435473  1.402758  1.407517 
dram[5]:  1.476030  1.485624  1.567967  1.558230  1.645063  1.655179  1.556219  1.536029  1.646615  1.643344  1.631713  1.633985  1.430489  1.427781  1.424905  1.419624 
average row locality = 773298/496730 = 1.556777
average row locality_1 = 436118/265893 = 1.640201
average row locality_2 = 337180/230837 = 1.460684
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6259      6305      6169      6086      7221      7244      8201      8132      7866      7661      7660      7622      6576      6532      6659      6651 
dram[1]:      6350      6241      6122      6087      7093      7071      8038      8040      7802      7828      7722      7817      6688      6596      6645      6749 
dram[2]:      6255      6151      6149      6165      7164      7129      8074      8180      7765      7844      7563      7565      6541      6544      6605      6638 
dram[3]:      6213      6220      6086      6076      7189      7279      7990      7899      7756      7946      7712      7689      6779      6644      6759      6687 
dram[4]:      6298      6229      6178      6093      7290      7392      8270      8025      7838      7842      7650      7591      6650      6496      6685      6630 
dram[5]:      6250      6256      6155      6156      7162      7120      8085      7942      7730      7936      7887      7717      6631      6621      6744      6603 
total reads: 677141
bank skew: 8270/6076 = 1.36
chip skew: 113157/112332 = 1.01
number of total write accesses:
dram[0]:       339       348       611       626      2003      1960      1290      1281      1913      1864      1698      1646       192       189        29        31 
dram[1]:       331       347       620       624      1964      1902      1328      1309      1968      1926      1655      1669       193       173        31        32 
dram[2]:       335       354       629       615      1979      1888      1263      1265      1956      1921      1657      1658       186       104        33        33 
dram[3]:       330       350       628       629      2029      2011      1290      1286      1933      1963      1714      1668       186        94        32        34 
dram[4]:       338       356       625       640      2031      1924      1300      1282      1866      1875      1671      1620       174       100        30        36 
dram[5]:       340       358       639       641      2052      1957      1299      1288      1878      1952      1745      1649       191        91        30        38 
total reads: 96161
bank skew: 2052/29 = 70.76
chip skew: 16177/15868 = 1.02
average mf latency per bank:
dram[0]:        728       707       714       693      1159      1191      1416      1343      1216      1191      1298      1271      1311      1263       923       893
dram[1]:        683       633       674       644      1096      1118      1281      1241      1166      1144      1267      1225      1214      1174       784       767
dram[2]:        704       714       691       714      1176      1226      1339      1376      1187      1196      1321      1310      1290      1773       902       909
dram[3]:        663       676       653       667      1121      1163      1263      1302      1148      1165      1245      1251      1176      1217       795       792
dram[4]:        749       735       733       716      1206      1247      1392      1415      1238      1228      1342      1318      1372      1319       954       935
dram[5]:        651       658       670       666      1135      1159      1269      1298      1174      1172      1255      1247      1179      1187       781       769
maximum mf latency per bank:
dram[0]:       3756      3656      3314      3420      4210      3757      4179      4095      3868      4637      4149      4348      3528      2998      3287      3343
dram[1]:       3802      3956      4179      3693      3287      3343      3311      3721      2681      3470      3831      3566      3926      4187      3359      3496
dram[2]:       3356      3072      3405      3658      3842      3871      4080      3113      3987      3686      3904      3492      4100      3492      3213      3084
dram[3]:       3993      3010      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      3776      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=623117 n_act=82506 n_pre=82490 n_req=123423 n_req_1=29039 n_req_2=94384 n_req_3=0 n_rd=225680 n_write=23247 bw_util=0.4591 bw_util_1=0.09824 bw_util_2=0.3608 bw_util_3=0 blp=5.455256 blp_1= 2.076906 blp_2= 3.866581 blp_3= -nan
 n_activity=964778 dram_eff=0.4935 dram_eff_1=0.1056 dram_eff_2=0.3879 dram_eff_3=0
bk0: 12518a 809884i bk1: 12610a 805304i bk2: 12338a 792906i bk3: 12172a 794361i bk4: 14442a 636675i bk5: 14484a 635219i bk6: 16402a 648668i bk7: 16264a 646510i bk8: 15732a 650551i bk9: 15322a 661431i bk10: 15320a 664014i bk11: 15244a 664075i bk12: 13152a 788429i bk13: 13064a 789798i bk14: 13318a 793636i bk15: 13298a 788366i 
bw_dist = 0.098	0.361	0.000	0.471	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46127
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=622079 n_act=82944 n_pre=82928 n_req=123494 n_req_1=28775 n_req_2=94719 n_req_3=0 n_rd=225778 n_write=23311 bw_util=0.4593 bw_util_1=0.09733 bw_util_2=0.362 bw_util_3=0 blp=5.452153 blp_1= 2.047505 blp_2= 3.874619 blp_3= -nan
 n_activity=962301 dram_eff=0.495 dram_eff_1=0.1049 dram_eff_2=0.3901 dram_eff_3=0
bk0: 12700a 805673i bk1: 12482a 809045i bk2: 12244a 798086i bk3: 12174a 795181i bk4: 14186a 651230i bk5: 14142a 645760i bk6: 16076a 654053i bk7: 16080a 649993i bk8: 15604a 646620i bk9: 15656a 646992i bk10: 15444a 667947i bk11: 15634a 660481i bk12: 13376a 784431i bk13: 13192a 784879i bk14: 13290a 793465i bk15: 13498a 784606i 
bw_dist = 0.097	0.362	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.04558
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=624857 n_act=82222 n_pre=82206 n_req=122756 n_req_1=28294 n_req_2=94462 n_req_3=0 n_rd=224662 n_write=23093 bw_util=0.4568 bw_util_1=0.09568 bw_util_2=0.3611 bw_util_3=0 blp=5.440825 blp_1= 2.037274 blp_2= 3.881823 blp_3= -nan
 n_activity=964270 dram_eff=0.4913 dram_eff_1=0.1029 dram_eff_2=0.3884 dram_eff_3=0
bk0: 12510a 808313i bk1: 12302a 810387i bk2: 12298a 793296i bk3: 12328a 788809i bk4: 14328a 642843i bk5: 14258a 643413i bk6: 16148a 655754i bk7: 16360a 647131i bk8: 15530a 652263i bk9: 15688a 644557i bk10: 15126a 672274i bk11: 15130a 667770i bk12: 13082a 788740i bk13: 13088a 796408i bk14: 13210a 791935i bk15: 13276a 788242i 
bw_dist = 0.096	0.361	0.000	0.473	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.36143
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621866 n_act=82924 n_pre=82908 n_req=123553 n_req_1=28792 n_req_2=94761 n_req_3=0 n_rd=225846 n_write=23496 bw_util=0.4595 bw_util_1=0.09733 bw_util_2=0.3621 bw_util_3=0 blp=5.396999 blp_1= 2.046257 blp_2= 3.832576 blp_3= -nan
 n_activity=968976 dram_eff=0.4918 dram_eff_1=0.1042 dram_eff_2=0.3876 dram_eff_3=0
bk0: 12426a 810073i bk1: 12440a 808206i bk2: 12172a 799009i bk3: 12152a 797106i bk4: 14378a 645390i bk5: 14558a 633974i bk6: 15980a 658783i bk7: 15798a 655941i bk8: 15512a 656461i bk9: 15890a 644219i bk10: 15424a 660331i bk11: 15378a 663970i bk12: 13558a 786319i bk13: 13288a 796167i bk14: 13518a 788140i bk15: 13374a 789915i 
bw_dist = 0.097	0.362	0.000	0.475	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21154
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621582 n_act=83014 n_pre=82998 n_req=123546 n_req_1=29133 n_req_2=94413 n_req_3=0 n_rd=226314 n_write=23132 bw_util=0.4599 bw_util_1=0.09899 bw_util_2=0.361 bw_util_3=0 blp=5.492772 blp_1= 2.064910 blp_2= 3.889135 blp_3= -nan
 n_activity=962855 dram_eff=0.4954 dram_eff_1=0.1066 dram_eff_2=0.3888 dram_eff_3=0
bk0: 12596a 806619i bk1: 12458a 804986i bk2: 12356a 788657i bk3: 12186a 789655i bk4: 14580a 640699i bk5: 14784a 633011i bk6: 16540a 649506i bk7: 16050a 642998i bk8: 15676a 651375i bk9: 15684a 646733i bk10: 15300a 668883i bk11: 15182a 667258i bk12: 13300a 785812i bk13: 12992a 796438i bk14: 13370a 787742i bk15: 13260a 782653i 
bw_dist = 0.099	0.361	0.000	0.469	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.57814
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037040 n_nop=621375 n_act=83124 n_pre=83108 n_req=123618 n_req_1=28896 n_req_2=94722 n_req_3=0 n_rd=225986 n_write=23447 bw_util=0.4597 bw_util_1=0.09763 bw_util_2=0.3621 bw_util_3=0 blp=5.440237 blp_1= 2.060174 blp_2= 3.860436 blp_3= -nan
 n_activity=964546 dram_eff=0.4943 dram_eff_1=0.105 dram_eff_2=0.3893 dram_eff_3=0
bk0: 12496a 810717i bk1: 12512a 808221i bk2: 12310a 795315i bk3: 12312a 792476i bk4: 14324a 636319i bk5: 14240a 644844i bk6: 16170a 654085i bk7: 15884a 652535i bk8: 15460a 658875i bk9: 15872a 642823i bk10: 15774a 655954i bk11: 15434a 665297i bk12: 13262a 785740i bk13: 13242a 794317i bk14: 13488a 789194i bk15: 13206a 788974i 
bw_dist = 0.098	0.362	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.12456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116931, Miss = 56612, Miss_rate = 0.484, Pending_hits = 1763, Reservation_fails = 30236
L2_cache_bank[1]: Access = 116464, Miss = 56235, Miss_rate = 0.483, Pending_hits = 1773, Reservation_fails = 29972
L2_cache_bank[2]: Access = 115667, Miss = 56462, Miss_rate = 0.488, Pending_hits = 1758, Reservation_fails = 20159
L2_cache_bank[3]: Access = 115329, Miss = 56434, Miss_rate = 0.489, Pending_hits = 1820, Reservation_fails = 18049
L2_cache_bank[4]: Access = 116895, Miss = 56119, Miss_rate = 0.480, Pending_hits = 1838, Reservation_fails = 25406
L2_cache_bank[5]: Access = 118520, Miss = 56220, Miss_rate = 0.474, Pending_hits = 1904, Reservation_fails = 29200
L2_cache_bank[6]: Access = 115057, Miss = 56486, Miss_rate = 0.491, Pending_hits = 1855, Reservation_fails = 21593
L2_cache_bank[7]: Access = 115280, Miss = 56440, Miss_rate = 0.490, Pending_hits = 1802, Reservation_fails = 28086
L2_cache_bank[8]: Access = 117000, Miss = 56862, Miss_rate = 0.486, Pending_hits = 1802, Reservation_fails = 34410
L2_cache_bank[9]: Access = 117074, Miss = 56304, Miss_rate = 0.481, Pending_hits = 1875, Reservation_fails = 32929
L2_cache_bank[10]: Access = 115544, Miss = 56651, Miss_rate = 0.490, Pending_hits = 1753, Reservation_fails = 21447
L2_cache_bank[11]: Access = 115594, Miss = 56352, Miss_rate = 0.487, Pending_hits = 1890, Reservation_fails = 22809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116931, Miss = 56612 (0.484), PendingHit = 1763 (0.0151)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116464, Miss = 56235 (0.483), PendingHit = 1773 (0.0152)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115667, Miss = 56462 (0.488), PendingHit = 1758 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115329, Miss = 56434 (0.489), PendingHit = 1820 (0.0158)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116895, Miss = 56119 (0.48), PendingHit = 1838 (0.0157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118520, Miss = 56220 (0.474), PendingHit = 1904 (0.0161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115057, Miss = 56486 (0.491), PendingHit = 1855 (0.0161)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115280, Miss = 56440 (0.49), PendingHit = 1802 (0.0156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117000, Miss = 56862 (0.486), PendingHit = 1802 (0.0154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117074, Miss = 56304 (0.481), PendingHit = 1875 (0.016)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115544, Miss = 56651 (0.49), PendingHit = 1753 (0.0152)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115594, Miss = 56352 (0.487), PendingHit = 1890 (0.0164)
L2 Cache Total Miss Rate = 0.485
Stream 1: L2 Cache Miss Rate = 0.479
Stream 2: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 724516
Stream 1: Misses  = 346858
Stream 2: Accesses  = 670839
Stream 2: Misses  = 330319
Stream 1+2: Accesses  = 1395355
Stream 1+2: Misses  = 677177
Total Accesses  = 1395355
MPKI-CORES
CORE_L2MPKI_0	27.376
CORE_L2MPKI_1	31.052
CORE_L2MPKI_2	26.895
CORE_L2MPKI_3	31.136
CORE_L2MPKI_4	26.718
CORE_L2MPKI_5	27.526
CORE_L2MPKI_6	27.843
CORE_L2MPKI_7	29.833
CORE_L2MPKI_8	26.616
CORE_L2MPKI_9	29.978
CORE_L2MPKI_10	2.583
CORE_L2MPKI_11	2.583
CORE_L2MPKI_12	2.599
CORE_L2MPKI_13	2.567
CORE_L2MPKI_14	2.571
CORE_L2MPKI_15	2.611
CORE_L2MPKI_16	2.524
CORE_L2MPKI_17	2.654
CORE_L2MPKI_18	2.502
CORE_L2MPKI_19	2.531
CORE_L2MPKI_20	2.514
CORE_L2MPKI_21	2.602
CORE_L2MPKI_22	2.528
CORE_L2MPKI_23	2.616
CORE_L2MPKI_24	2.528
CORE_L2MPKI_25	2.576
CORE_L2MPKI_26	2.524
CORE_L2MPKI_27	2.651
CORE_L2MPKI_28	2.530
CORE_L2MPKI_29	2.566
CORE_L2MPKI_30	2.532
CORE_L2MPKI_31	2.662
CORE_L2MPKI_32	2.588
CORE_L2MPKI_33	2.564
CORE_L2MPKI_34	2.644
CORE_L2MPKI_35	2.791
CORE_L2MPKI_36	2.638
CORE_L2MPKI_37	2.572
CORE_L2MPKI_38	2.522
CORE_L2MPKI_39	2.645
CORE_L2MPKI_40	2.542
CORE_L2MPKI_41	2.596
CORE_L2MPKI_42	2.600
CORE_L2MPKI_43	2.578
CORE_L2MPKI_44	2.602
CORE_L2MPKI_45	2.632
CORE_L2MPKI_46	2.540
CORE_L2MPKI_47	2.564
CORE_L2MPKI_48	2.509
CORE_L2MPKI_49	2.604
CORE_L2MPKI_50	2.599
CORE_L2MPKI_51	2.569
CORE_L2MPKI_52	2.493
CORE_L2MPKI_53	2.598
CORE_L2MPKI_54	2.516
CORE_L2MPKI_55	2.577
CORE_L2MPKI_56	2.589
CORE_L2MPKI_57	2.545
CORE_L2MPKI_58	2.570
CORE_L2MPKI_59	2.528
Avg_MPKI_Stream1= 11.211
Avg_MPKI_Stream2= 2.584
MISSES-CORES
CORE_MISSES_0	13166
CORE_MISSES_1	13353
CORE_MISSES_2	12816
CORE_MISSES_3	13324
CORE_MISSES_4	13138
CORE_MISSES_5	11940
CORE_MISSES_6	13202
CORE_MISSES_7	13231
CORE_MISSES_8	12222
CORE_MISSES_9	12138
CORE_MISSES_10	10539
CORE_MISSES_11	11558
CORE_MISSES_12	11462
CORE_MISSES_13	10812
CORE_MISSES_14	10530
CORE_MISSES_15	10849
CORE_MISSES_16	10055
CORE_MISSES_17	11408
CORE_MISSES_18	9835
CORE_MISSES_19	10849
CORE_MISSES_20	10459
CORE_MISSES_21	10940
CORE_MISSES_22	10439
CORE_MISSES_23	11872
CORE_MISSES_24	10959
CORE_MISSES_25	11216
CORE_MISSES_26	10711
CORE_MISSES_27	11829
CORE_MISSES_28	10807
CORE_MISSES_29	11199
CORE_MISSES_30	10928
CORE_MISSES_31	10934
CORE_MISSES_32	11021
CORE_MISSES_33	10604
CORE_MISSES_34	10115
CORE_MISSES_35	10632
CORE_MISSES_36	11117
CORE_MISSES_37	10863
CORE_MISSES_38	11045
CORE_MISSES_39	10782
CORE_MISSES_40	10911
CORE_MISSES_41	10879
CORE_MISSES_42	11358
CORE_MISSES_43	11551
CORE_MISSES_44	11213
CORE_MISSES_45	10817
CORE_MISSES_46	10971
CORE_MISSES_47	11809
CORE_MISSES_48	11455
CORE_MISSES_49	11036
CORE_MISSES_50	11266
CORE_MISSES_51	10827
CORE_MISSES_52	11203
CORE_MISSES_53	10677
CORE_MISSES_54	10973
CORE_MISSES_55	11145
CORE_MISSES_56	11460
CORE_MISSES_57	10593
CORE_MISSES_58	11346
CORE_MISSES_59	10788
L2_MISSES = 677177
L2_total_cache_accesses = 1395355
L2_total_cache_misses = 677177
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 21833
L2_total_cache_reservation_fails = 314296
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 555544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221745
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4403
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 606
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 452
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6439
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 491660
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 62883
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 59824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22672
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2034
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 131
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 95
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3616
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6317597
icnt_total_pkts_simt_to_mem=1608934
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.3034
gpu_ipc_2 =     268.0852
gpu_tot_sim_cycle_stream_1 = 901278
gpu_tot_sim_cycle_stream_2 = 900482
gpu_sim_insn_1 = 6582377
gpu_sim_insn_2 = 241405936
gpu_sim_cycle = 901285
gpu_sim_insn = 247988313
gpu_ipc =     275.1497
gpu_tot_sim_cycle = 901285
gpu_tot_sim_insn = 247988313
gpu_tot_ipc =     275.1497
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4637160
gpu_stall_icnt2sh    = 7719782
gpu_total_sim_rate=201616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4402552
	L1I_total_cache_misses = 19634
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 47560, Miss = 36990, Miss_rate = 0.778, Pending_hits = 2997, Reservation_fails = 764719
	L1D_cache_core[1]: Access = 48299, Miss = 37203, Miss_rate = 0.770, Pending_hits = 3127, Reservation_fails = 770943
	L1D_cache_core[2]: Access = 46072, Miss = 35885, Miss_rate = 0.779, Pending_hits = 2943, Reservation_fails = 747001
	L1D_cache_core[3]: Access = 45618, Miss = 35917, Miss_rate = 0.787, Pending_hits = 2991, Reservation_fails = 757000
	L1D_cache_core[4]: Access = 47932, Miss = 36745, Miss_rate = 0.767, Pending_hits = 3082, Reservation_fails = 768321
	L1D_cache_core[5]: Access = 43257, Miss = 33736, Miss_rate = 0.780, Pending_hits = 2900, Reservation_fails = 728111
	L1D_cache_core[6]: Access = 47048, Miss = 36520, Miss_rate = 0.776, Pending_hits = 2987, Reservation_fails = 778068
	L1D_cache_core[7]: Access = 48472, Miss = 37552, Miss_rate = 0.775, Pending_hits = 3167, Reservation_fails = 765098
	L1D_cache_core[8]: Access = 44032, Miss = 34193, Miss_rate = 0.777, Pending_hits = 2871, Reservation_fails = 733939
	L1D_cache_core[9]: Access = 43868, Miss = 34262, Miss_rate = 0.781, Pending_hits = 2701, Reservation_fails = 739124
	L1D_cache_core[10]: Access = 12514, Miss = 11645, Miss_rate = 0.931, Pending_hits = 174, Reservation_fails = 23668
	L1D_cache_core[11]: Access = 12777, Miss = 12115, Miss_rate = 0.948, Pending_hits = 113, Reservation_fails = 20654
	L1D_cache_core[12]: Access = 14440, Miss = 12863, Miss_rate = 0.891, Pending_hits = 220, Reservation_fails = 26223
	L1D_cache_core[13]: Access = 12774, Miss = 11735, Miss_rate = 0.919, Pending_hits = 143, Reservation_fails = 30241
	L1D_cache_core[14]: Access = 12596, Miss = 11720, Miss_rate = 0.930, Pending_hits = 182, Reservation_fails = 19761
	L1D_cache_core[15]: Access = 12724, Miss = 11751, Miss_rate = 0.924, Pending_hits = 101, Reservation_fails = 25056
	L1D_cache_core[16]: Access = 12723, Miss = 11589, Miss_rate = 0.911, Pending_hits = 200, Reservation_fails = 27081
	L1D_cache_core[17]: Access = 12867, Miss = 12004, Miss_rate = 0.933, Pending_hits = 128, Reservation_fails = 22844
	L1D_cache_core[18]: Access = 11414, Miss = 10759, Miss_rate = 0.943, Pending_hits = 168, Reservation_fails = 21419
	L1D_cache_core[19]: Access = 12797, Miss = 11950, Miss_rate = 0.934, Pending_hits = 133, Reservation_fails = 18052
	L1D_cache_core[20]: Access = 11469, Miss = 11230, Miss_rate = 0.979, Pending_hits = 114, Reservation_fails = 14945
	L1D_cache_core[21]: Access = 11474, Miss = 11392, Miss_rate = 0.993, Pending_hits = 60, Reservation_fails = 7699
	L1D_cache_core[22]: Access = 11590, Miss = 11294, Miss_rate = 0.974, Pending_hits = 120, Reservation_fails = 13641
	L1D_cache_core[23]: Access = 12021, Miss = 11962, Miss_rate = 0.995, Pending_hits = 24, Reservation_fails = 6071
	L1D_cache_core[24]: Access = 11884, Miss = 11718, Miss_rate = 0.986, Pending_hits = 114, Reservation_fails = 10045
	L1D_cache_core[25]: Access = 11698, Miss = 11656, Miss_rate = 0.996, Pending_hits = 42, Reservation_fails = 9149
	L1D_cache_core[26]: Access = 11768, Miss = 11606, Miss_rate = 0.986, Pending_hits = 96, Reservation_fails = 10523
	L1D_cache_core[27]: Access = 11923, Miss = 11845, Miss_rate = 0.993, Pending_hits = 48, Reservation_fails = 8894
	L1D_cache_core[28]: Access = 11780, Miss = 11652, Miss_rate = 0.989, Pending_hits = 84, Reservation_fails = 12459
	L1D_cache_core[29]: Access = 11654, Miss = 11579, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 10135
	L1D_cache_core[30]: Access = 11675, Miss = 11675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13011
	L1D_cache_core[31]: Access = 11059, Miss = 11059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12512
	L1D_cache_core[32]: Access = 11608, Miss = 11608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13571
	L1D_cache_core[33]: Access = 11112, Miss = 11112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13756
	L1D_cache_core[34]: Access = 10619, Miss = 10619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10744
	L1D_cache_core[35]: Access = 10603, Miss = 10603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16874
	L1D_cache_core[36]: Access = 11445, Miss = 11445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10392
	L1D_cache_core[37]: Access = 11607, Miss = 11607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995
	L1D_cache_core[38]: Access = 11817, Miss = 11817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12562
	L1D_cache_core[39]: Access = 10701, Miss = 10701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14766
	L1D_cache_core[40]: Access = 11253, Miss = 11253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12971
	L1D_cache_core[41]: Access = 11198, Miss = 11198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13114
	L1D_cache_core[42]: Access = 11696, Miss = 11696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375
	L1D_cache_core[43]: Access = 11830, Miss = 11830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11658
	L1D_cache_core[44]: Access = 11374, Miss = 11374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7650
	L1D_cache_core[45]: Access = 10861, Miss = 10861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13996
	L1D_cache_core[46]: Access = 11586, Miss = 11586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7300
	L1D_cache_core[47]: Access = 12022, Miss = 12022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6904
	L1D_cache_core[48]: Access = 12114, Miss = 12114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5987
	L1D_cache_core[49]: Access = 11077, Miss = 11077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13434
	L1D_cache_core[50]: Access = 11661, Miss = 11661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9883
	L1D_cache_core[51]: Access = 10969, Miss = 10969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11678
	L1D_cache_core[52]: Access = 12023, Miss = 12023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8415
	L1D_cache_core[53]: Access = 10813, Miss = 10813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14891
	L1D_cache_core[54]: Access = 11620, Miss = 11620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6332
	L1D_cache_core[55]: Access = 11429, Miss = 11429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14220
	L1D_cache_core[56]: Access = 11919, Miss = 11919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5890
	L1D_cache_core[57]: Access = 10969, Miss = 10969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12260
	L1D_cache_core[58]: Access = 11810, Miss = 11810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5810
	L1D_cache_core[59]: Access = 11348, Miss = 11348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11135
	L1D_total_cache_accesses = 1048863
	L1D_total_cache_misses = 934886
	L1D_total_cache_miss_rate = 0.8913
	L1D_total_cache_pending_hits = 32066
	L1D_total_cache_reservation_fails = 8222970
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 428901
	L1C_total_cache_misses = 9364
	L1C_total_cache_miss_rate = 0.0218
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134830
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 650458
	L1T_total_cache_miss_rate = 0.3766
	L1T_total_cache_pending_hits = 1076822
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 762943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6120558
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 419537
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9364
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134830
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1076822
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 650458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2102412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4382918
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19634
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1848, 1563, 1690, 2008, 1149, 1507, 2048, 1563, 673, 1578, 1592, 1563, 1079, 1500, 1511, 1576, 1552, 1459, 1481, 1496, 1103, 1424, 1090, 1390, 1107, 1335, 1105, 1305, 1008, 1240, 1094, 1672, 1120, 736, 1120, 1619, 1133, 1181, 1552, 1074, 1120, 1088, 1515, 
gpgpu_n_tot_thrd_icount = 268791104
gpgpu_n_tot_w_icount = 8399722
gpgpu_n_stall_shd_mem = 15632677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 762942
gpgpu_n_mem_write_global = 174342
gpgpu_n_mem_texture = 650458
gpgpu_n_mem_const = 5793
gpgpu_n_load_insn  = 17763003
gpgpu_n_store_insn = 770296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 3391031
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134830
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134830
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8542210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19643763	W0_Idle:6137222	W0_Scoreboard:73808865	W1:160073	W2:118052	W3:114835	W4:88661	W5:63272	W6:29410	W7:15833	W8:4941	W9:1453	W10:246	W11:169	W12:187	W13:122	W14:304	W15:89	W16:289	W17:870	W18:592	W19:2821	W20:2348	W21:5977	W22:7180	W23:6915	W24:6609	W25:7331	W26:5172	W27:3050	W28:1264	W29:359	W30:83	W31:0	W32:7751323
Warp Occupancy Distribution:
Stall:16407046	W0_Idle:3793906	W0_Scoreboard:29963640	W1:160073	W2:118052	W3:114835	W4:88661	W5:63272	W6:29410	W7:15833	W8:4941	W9:1453	W10:246	W11:169	W12:187	W13:122	W14:304	W15:89	W16:289	W17:870	W18:592	W19:2821	W20:2348	W21:5977	W22:7180	W23:6915	W24:6609	W25:7331	W26:5172	W27:3050	W28:1264	W29:359	W30:83	W31:0	W32:3159445
Warp Occupancy Distribution:
Stall:3236717	W0_Idle:2343316	W0_Scoreboard:43845225	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4591878
warp_utilization0: 0.077784
warp_utilization1: 0.070554
warp_utilization2: 0.085008
traffic_breakdown_coretomem[CONST_ACC_R] = 46344 {8:5793,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6103536 {8:762942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8852848 {40:151324,72:5165,136:17853,}
traffic_breakdown_coretomem[INST_ACC_R] = 20240 {8:2530,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5203664 {8:650458,}
traffic_breakdown_memtocore[CONST_ACC_R] = 417096 {72:5793,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103717000 {136:762625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1394096 {8:174262,}
traffic_breakdown_memtocore[INST_ACC_R] = 344080 {136:2530,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 88462288 {136:650458,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4799 
averagemflatency = 610 
averagemflatency_1 = 655 
averagemflatency_2= 562 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4256 
max_icnt2sh_latency = 901284 
mrq_lat_table:388101 	17491 	21053 	42906 	114952 	121619 	106401 	58960 	14103 	1149 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5429 	18930 	42490 	119158 	510551 	718232 	175234 	3094 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	215707 	62238 	86912 	164092 	280436 	400728 	336040 	48757 	1131 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59569 	1218998 	138073 	2228 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	50447 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	279 	1517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      3166      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.499126  1.483426  1.584744  1.565841  1.657549  1.659084  1.544280  1.566720  1.652097  1.664179  1.626137  1.614248  1.433309  1.449916  1.429400  1.426567 
dram[1]:  1.496360  1.504006  1.586406  1.562880  1.637744  1.622053  1.570732  1.541266  1.636727  1.648527  1.624425  1.638593  1.444526  1.424568  1.432595  1.423049 
dram[2]:  1.486898  1.504152  1.584782  1.557855  1.663324  1.645579  1.553515  1.564106  1.638147  1.650998  1.621054  1.617318  1.449257  1.456427  1.414725  1.425576 
dram[3]:  1.486712  1.492779  1.550253  1.587078  1.644172  1.651968  1.536674  1.552784  1.649409  1.647751  1.619301  1.622508  1.448139  1.431437  1.414424  1.444883 
dram[4]:  1.472106  1.484995  1.555956  1.569535  1.689521  1.647443  1.563215  1.558995  1.631309  1.627644  1.612214  1.646686  1.431394  1.444929  1.405271  1.416620 
dram[5]:  1.490508  1.489965  1.567584  1.556893  1.655765  1.665469  1.546882  1.532435  1.640787  1.640808  1.620767  1.625654  1.439029  1.435448  1.430801  1.428705 
average row locality = 886738/569607 = 1.556754
average row locality_1 = 503928/307022 = 1.641342
average row locality_2 = 382810/262585 = 1.457852
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7314      7329      7074      6948      8426      8459      9471      9342      9133      8900      8748      8734      7612      7543      7584      7562 
dram[1]:      7404      7281      7009      7003      8307      8299      9171      9154      8931      8953      8805      8863      7691      7640      7568      7664 
dram[2]:      7304      7184      7046      7063      8347      8354      9350      9378      8979      9084      8650      8658      7601      7560      7528      7546 
dram[3]:      7258      7229      6967      6959      8389      8529      9113      9030      8915      9059      8806      8785      7811      7676      7664      7611 
dram[4]:      7349      7244      7066      6986      8519      8632      9500      9264      9088      9056      8763      8669      7702      7518      7562      7563 
dram[5]:      7287      7300      7034      7044      8398      8390      9207      9053      8878      9084      8953      8793      7677      7683      7639      7540 
total reads: 779796
bank skew: 9500/6948 = 1.37
chip skew: 130481/129632 = 1.01
number of total write accesses:
dram[0]:       405       413       696       698      2301      2262      1411      1401      2094      2027      1804      1757       211       201        59        63 
dram[1]:       407       415       693       702      2263      2160      1455      1416      2130      2074      1783      1760       212       188        62        66 
dram[2]:       413       424       702       692      2270      2181      1392      1394      2126      2085      1775      1764       196       111        62        68 
dram[3]:       406       420       699       705      2331      2298      1405      1428      2109      2149      1849      1797       203       101        63        70 
dram[4]:       409       426       706       711      2348      2223      1430      1412      2031      2025      1797      1715       195       104        63        74 
dram[5]:       407       421       713       714      2386      2269      1434      1412      2048      2127      1864      1764       206       100        63        75 
total reads: 106949
bank skew: 2386/59 = 40.44
chip skew: 18033/17655 = 1.02
average mf latency per bank:
dram[0]:        739       710       724       689      1184      1182      1486      1407      1233      1205      1319      1288      1281      1222       914       876
dram[1]:        680       645       664       649      1088      1146      1327      1314      1180      1171      1255      1234      1153      1129       762       758
dram[2]:        703       732       689       724      1174      1260      1388      1471      1198      1240      1317      1334      1241      1682       878       906
dram[3]:        662       678       646       658      1108      1154      1308      1351      1150      1178      1242      1246      1126      1151       774       771
dram[4]:        764       736       740       711      1231      1254      1493      1469      1283      1239      1381      1324      1338      1256       949       911
dram[5]:        649       673       659       669      1115      1190      1313      1383      1175      1197      1248      1258      1120      1143       760       763
maximum mf latency per bank:
dram[0]:       4083      3656      4017      3420      4210      3757      4179      4095      3868      4637      4149      4348      3528      4224      3287      3343
dram[1]:       3802      3956      4179      3693      3287      3343      3311      3721      3642      3470      3831      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      3658      3842      3871      4080      3113      3987      3686      3904      4186      4100      3492      3213      3084
dram[3]:       4290      3010      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      3776      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713898 n_act=94831 n_pre=94815 n_req=142024 n_req_1=34186 n_req_2=107838 n_req_3=0 n_rd=260350 n_write=25801 bw_util=0.461 bw_util_1=0.1016 bw_util_2=0.3594 bw_util_3=0 blp=5.436645 blp_1= 2.078659 blp_2= 3.860011 blp_3= -nan
 n_activity=1107599 dram_eff=0.4952 dram_eff_1=0.1092 dram_eff_2=0.386 dram_eff_3=0
bk0: 14628a 926160i bk1: 14658a 921420i bk2: 14148a 907155i bk3: 13896a 911596i bk4: 16848a 726935i bk5: 16918a 724698i bk6: 18940a 746467i bk7: 18684a 745384i bk8: 18264a 749901i bk9: 17800a 763412i bk10: 17496a 771440i bk11: 17468a 771817i bk12: 15224a 902149i bk13: 15086a 906951i bk14: 15168a 908932i bk15: 15124a 905670i 
bw_dist = 0.102	0.359	0.000	0.470	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44236
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=714800 n_act=94820 n_pre=94804 n_req=141577 n_req_1=33351 n_req_2=108226 n_req_3=0 n_rd=259486 n_write=25785 bw_util=0.4596 bw_util_1=0.09903 bw_util_2=0.3605 bw_util_3=0 blp=5.382990 blp_1= 2.027935 blp_2= 3.845918 blp_3= -nan
 n_activity=1105153 dram_eff=0.4947 dram_eff_1=0.1066 dram_eff_2=0.3881 dram_eff_3=0
bk0: 14808a 922027i bk1: 14562a 925793i bk2: 14018a 917414i bk3: 14006a 910759i bk4: 16614a 744861i bk5: 16598a 737547i bk6: 18342a 759454i bk7: 18308a 753741i bk8: 17862a 755321i bk9: 17906a 754651i bk10: 17610a 778926i bk11: 17726a 773124i bk12: 15382a 902690i bk13: 15280a 902217i bk14: 15136a 912220i bk15: 15328a 901262i 
bw_dist = 0.099	0.361	0.000	0.469	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.92914
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=715895 n_act=94473 n_pre=94458 n_req=141335 n_req_1=33390 n_req_2=107945 n_req_3=0 n_rd=259254 n_write=25615 bw_util=0.4589 bw_util_1=0.09921 bw_util_2=0.3597 bw_util_3=0 blp=5.426071 blp_1= 2.046401 blp_2= 3.874531 blp_3= -nan
 n_activity=1106560 dram_eff=0.4934 dram_eff_1=0.1067 dram_eff_2=0.3867 dram_eff_3=0
bk0: 14608a 923444i bk1: 14368a 924371i bk2: 14092a 910553i bk3: 14124a 903789i bk4: 16694a 736009i bk5: 16706a 730321i bk6: 18696a 753478i bk7: 18756a 743803i bk8: 17958a 755294i bk9: 18168a 744729i bk10: 17298a 779146i bk11: 17316a 772703i bk12: 15202a 906745i bk13: 15120a 913743i bk14: 15056a 909649i bk15: 15092a 903175i 
bw_dist = 0.099	0.360	0.000	0.471	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.37915
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713911 n_act=95039 n_pre=95024 n_req=141745 n_req_1=33543 n_req_2=108202 n_req_3=0 n_rd=259592 n_write=26129 bw_util=0.4599 bw_util_1=0.0994 bw_util_2=0.3605 bw_util_3=0 blp=5.339745 blp_1= 2.033591 blp_2= 3.807059 blp_3= -nan
 n_activity=1113032 dram_eff=0.4915 dram_eff_1=0.1062 dram_eff_2=0.3853 dram_eff_3=0
bk0: 14516a 927488i bk1: 14458a 925138i bk2: 13934a 915980i bk3: 13916a 915674i bk4: 16778a 736415i bk5: 17058a 727769i bk6: 18224a 764060i bk7: 18058a 758308i bk8: 17826a 762163i bk9: 18118a 750776i bk10: 17612a 769320i bk11: 17570a 770444i bk12: 15622a 903233i bk13: 15352a 913843i bk14: 15328a 906805i bk15: 15222a 907278i 
bw_dist = 0.099	0.360	0.000	0.476	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05248
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=712503 n_act=95283 n_pre=95268 n_req=142197 n_req_1=34320 n_req_2=107877 n_req_3=0 n_rd=260960 n_write=25681 bw_util=0.4619 bw_util_1=0.1024 bw_util_2=0.3595 bw_util_3=0 blp=5.475495 blp_1= 2.067061 blp_2= 3.881911 blp_3= -nan
 n_activity=1103917 dram_eff=0.4977 dram_eff_1=0.1103 dram_eff_2=0.3874 dram_eff_3=0
bk0: 14698a 919361i bk1: 14488a 920783i bk2: 14132a 905030i bk3: 13972a 907178i bk4: 17038a 726891i bk5: 17264a 722025i bk6: 19000a 746326i bk7: 18526a 741334i bk8: 18176a 750308i bk9: 18112a 751657i bk10: 17526a 774550i bk11: 17338a 777307i bk12: 15404a 899224i bk13: 15036a 914740i bk14: 15124a 905119i bk15: 15126a 898709i 
bw_dist = 0.102	0.360	0.000	0.466	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.58753
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713381 n_act=95162 n_pre=95146 n_req=141908 n_req_1=33705 n_req_2=108203 n_req_3=0 n_rd=259916 n_write=26090 bw_util=0.4604 bw_util_1=0.09989 bw_util_2=0.3606 bw_util_3=0 blp=5.384127 blp_1= 2.053486 blp_2= 3.827150 blp_3= -nan
 n_activity=1108335 dram_eff=0.4942 dram_eff_1=0.1072 dram_eff_2=0.387 dram_eff_3=0
bk0: 14574a 928746i bk1: 14600a 924050i bk2: 14068a 913626i bk3: 14088a 910294i bk4: 16796a 727779i bk5: 16780a 731782i bk6: 18414a 758462i bk7: 18106a 755239i bk8: 17756a 766120i bk9: 18164a 746873i bk10: 17906a 766776i bk11: 17586a 772826i bk12: 15354a 903098i bk13: 15366a 910594i bk14: 15278a 909390i bk15: 15080a 905300i 
bw_dist = 0.100	0.361	0.000	0.471	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134010, Miss = 65365, Miss_rate = 0.488, Pending_hits = 2015, Reservation_fails = 36335
L2_cache_bank[1]: Access = 133155, Miss = 64821, Miss_rate = 0.487, Pending_hits = 1961, Reservation_fails = 33397
L2_cache_bank[2]: Access = 132007, Miss = 64887, Miss_rate = 0.492, Pending_hits = 1990, Reservation_fails = 22040
L2_cache_bank[3]: Access = 131896, Miss = 64860, Miss_rate = 0.492, Pending_hits = 2005, Reservation_fails = 20286
L2_cache_bank[4]: Access = 133655, Miss = 64808, Miss_rate = 0.485, Pending_hits = 2077, Reservation_fails = 29444
L2_cache_bank[5]: Access = 135611, Miss = 64832, Miss_rate = 0.478, Pending_hits = 2137, Reservation_fails = 36155
L2_cache_bank[6]: Access = 131455, Miss = 64926, Miss_rate = 0.494, Pending_hits = 2041, Reservation_fails = 22869
L2_cache_bank[7]: Access = 131779, Miss = 64883, Miss_rate = 0.492, Pending_hits = 2003, Reservation_fails = 29396
L2_cache_bank[8]: Access = 134127, Miss = 65549, Miss_rate = 0.489, Pending_hits = 2046, Reservation_fails = 42369
L2_cache_bank[9]: Access = 133920, Miss = 64938, Miss_rate = 0.485, Pending_hits = 2103, Reservation_fails = 37268
L2_cache_bank[10]: Access = 131826, Miss = 65076, Miss_rate = 0.494, Pending_hits = 1971, Reservation_fails = 22635
L2_cache_bank[11]: Access = 132397, Miss = 64894, Miss_rate = 0.490, Pending_hits = 2110, Reservation_fails = 27183
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134010, Miss = 65365 (0.488), PendingHit = 2015 (0.015)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133155, Miss = 64821 (0.487), PendingHit = 1961 (0.0147)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132007, Miss = 64887 (0.492), PendingHit = 1990 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131896, Miss = 64860 (0.492), PendingHit = 2005 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133655, Miss = 64808 (0.485), PendingHit = 2077 (0.0155)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 135611, Miss = 64832 (0.478), PendingHit = 2137 (0.0158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131455, Miss = 64926 (0.494), PendingHit = 2041 (0.0155)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131779, Miss = 64883 (0.492), PendingHit = 2003 (0.0152)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134127, Miss = 65549 (0.489), PendingHit = 2046 (0.0153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133920, Miss = 64938 (0.485), PendingHit = 2103 (0.0157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131826, Miss = 65076 (0.494), PendingHit = 1971 (0.015)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132397, Miss = 64894 (0.49), PendingHit = 2110 (0.0159)
L2 Cache Total Miss Rate = 0.489
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 834041
Stream 1: Misses  = 404949
Stream 2: Accesses  = 761797
Stream 2: Misses  = 374890
Stream 1+2: Accesses  = 1595838
Stream 1+2: Misses  = 779839
Total Accesses  = 1595838
MPKI-CORES
CORE_L2MPKI_0	30.191
CORE_L2MPKI_1	33.964
CORE_L2MPKI_2	29.894
CORE_L2MPKI_3	34.056
CORE_L2MPKI_4	29.473
CORE_L2MPKI_5	30.408
CORE_L2MPKI_6	30.838
CORE_L2MPKI_7	32.595
CORE_L2MPKI_8	29.590
CORE_L2MPKI_9	32.978
CORE_L2MPKI_10	2.595
CORE_L2MPKI_11	2.605
CORE_L2MPKI_12	2.600
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.595
CORE_L2MPKI_15	2.610
CORE_L2MPKI_16	2.520
CORE_L2MPKI_17	2.647
CORE_L2MPKI_18	2.538
CORE_L2MPKI_19	2.536
CORE_L2MPKI_20	2.518
CORE_L2MPKI_21	2.596
CORE_L2MPKI_22	2.533
CORE_L2MPKI_23	2.614
CORE_L2MPKI_24	2.536
CORE_L2MPKI_25	2.567
CORE_L2MPKI_26	2.544
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.571
CORE_L2MPKI_29	2.554
CORE_L2MPKI_30	2.534
CORE_L2MPKI_31	2.641
CORE_L2MPKI_32	2.578
CORE_L2MPKI_33	2.559
CORE_L2MPKI_34	2.633
CORE_L2MPKI_35	2.748
CORE_L2MPKI_36	2.609
CORE_L2MPKI_37	2.557
CORE_L2MPKI_38	2.526
CORE_L2MPKI_39	2.622
CORE_L2MPKI_40	2.593
CORE_L2MPKI_41	2.594
CORE_L2MPKI_42	2.600
CORE_L2MPKI_43	2.569
CORE_L2MPKI_44	2.634
CORE_L2MPKI_45	2.618
CORE_L2MPKI_46	2.555
CORE_L2MPKI_47	2.558
CORE_L2MPKI_48	2.537
CORE_L2MPKI_49	2.592
CORE_L2MPKI_50	2.583
CORE_L2MPKI_51	2.556
CORE_L2MPKI_52	2.501
CORE_L2MPKI_53	2.597
CORE_L2MPKI_54	2.523
CORE_L2MPKI_55	2.569
CORE_L2MPKI_56	2.579
CORE_L2MPKI_57	2.540
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.532
Avg_MPKI_Stream1= 12.182
Avg_MPKI_Stream2= 2.580
MISSES-CORES
CORE_MISSES_0	15639
CORE_MISSES_1	15814
CORE_MISSES_2	15403
CORE_MISSES_3	15797
CORE_MISSES_4	15587
CORE_MISSES_5	14319
CORE_MISSES_6	15747
CORE_MISSES_7	15710
CORE_MISSES_8	14707
CORE_MISSES_9	14628
CORE_MISSES_10	12465
CORE_MISSES_11	13015
CORE_MISSES_12	13124
CORE_MISSES_13	12143
CORE_MISSES_14	12493
CORE_MISSES_15	12272
CORE_MISSES_16	11732
CORE_MISSES_17	12946
CORE_MISSES_18	11362
CORE_MISSES_19	12364
CORE_MISSES_20	12132
CORE_MISSES_21	12688
CORE_MISSES_22	12263
CORE_MISSES_23	13414
CORE_MISSES_24	12809
CORE_MISSES_25	12813
CORE_MISSES_26	12702
CORE_MISSES_27	13339
CORE_MISSES_28	12863
CORE_MISSES_29	12659
CORE_MISSES_30	12605
CORE_MISSES_31	12413
CORE_MISSES_32	12761
CORE_MISSES_33	12101
CORE_MISSES_34	11912
CORE_MISSES_35	12277
CORE_MISSES_36	12704
CORE_MISSES_37	12600
CORE_MISSES_38	12691
CORE_MISSES_39	11945
CORE_MISSES_40	12367
CORE_MISSES_41	12321
CORE_MISSES_42	12919
CORE_MISSES_43	12892
CORE_MISSES_44	12782
CORE_MISSES_45	12016
CORE_MISSES_46	12625
CORE_MISSES_47	13104
CORE_MISSES_48	13050
CORE_MISSES_49	12228
CORE_MISSES_50	12811
CORE_MISSES_51	11993
CORE_MISSES_52	12840
CORE_MISSES_53	11914
CORE_MISSES_54	12501
CORE_MISSES_55	12472
CORE_MISSES_56	13074
CORE_MISSES_57	11860
CORE_MISSES_58	12888
CORE_MISSES_59	12224
L2_MISSES = 779839
L2_total_cache_accesses = 1595838
L2_total_cache_misses = 779839
L2_total_cache_miss_rate = 0.4887
L2_total_cache_pending_hits = 24459
L2_total_cache_reservation_fails = 359377
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254630
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4624
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 652
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 517
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 561569
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17316
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71573
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 68353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25753
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2278
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 106
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4071
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7269706
icnt_total_pkts_simt_to_mem=1829131
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.3034
gpu_ipc_2 =     268.0852
gpu_tot_sim_cycle_stream_1 = 901278
gpu_tot_sim_cycle_stream_2 = 900482
gpu_sim_insn_1 = 6582377
gpu_sim_insn_2 = 241405936
gpu_sim_cycle = 901285
gpu_sim_insn = 247988313
gpu_ipc =     275.1497
gpu_tot_sim_cycle = 901285
gpu_tot_sim_insn = 247988313
gpu_tot_ipc =     275.1497
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4637160
gpu_stall_icnt2sh    = 7719782
gpu_total_sim_rate=201616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4402552
	L1I_total_cache_misses = 19634
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 47560, Miss = 36990, Miss_rate = 0.778, Pending_hits = 2997, Reservation_fails = 764719
	L1D_cache_core[1]: Access = 48299, Miss = 37203, Miss_rate = 0.770, Pending_hits = 3127, Reservation_fails = 770943
	L1D_cache_core[2]: Access = 46072, Miss = 35885, Miss_rate = 0.779, Pending_hits = 2943, Reservation_fails = 747001
	L1D_cache_core[3]: Access = 45618, Miss = 35917, Miss_rate = 0.787, Pending_hits = 2991, Reservation_fails = 757000
	L1D_cache_core[4]: Access = 47932, Miss = 36745, Miss_rate = 0.767, Pending_hits = 3082, Reservation_fails = 768321
	L1D_cache_core[5]: Access = 43257, Miss = 33736, Miss_rate = 0.780, Pending_hits = 2900, Reservation_fails = 728111
	L1D_cache_core[6]: Access = 47048, Miss = 36520, Miss_rate = 0.776, Pending_hits = 2987, Reservation_fails = 778068
	L1D_cache_core[7]: Access = 48472, Miss = 37552, Miss_rate = 0.775, Pending_hits = 3167, Reservation_fails = 765098
	L1D_cache_core[8]: Access = 44032, Miss = 34193, Miss_rate = 0.777, Pending_hits = 2871, Reservation_fails = 733939
	L1D_cache_core[9]: Access = 43868, Miss = 34262, Miss_rate = 0.781, Pending_hits = 2701, Reservation_fails = 739124
	L1D_cache_core[10]: Access = 12514, Miss = 11645, Miss_rate = 0.931, Pending_hits = 174, Reservation_fails = 23668
	L1D_cache_core[11]: Access = 12777, Miss = 12115, Miss_rate = 0.948, Pending_hits = 113, Reservation_fails = 20654
	L1D_cache_core[12]: Access = 14440, Miss = 12863, Miss_rate = 0.891, Pending_hits = 220, Reservation_fails = 26223
	L1D_cache_core[13]: Access = 12774, Miss = 11735, Miss_rate = 0.919, Pending_hits = 143, Reservation_fails = 30241
	L1D_cache_core[14]: Access = 12596, Miss = 11720, Miss_rate = 0.930, Pending_hits = 182, Reservation_fails = 19761
	L1D_cache_core[15]: Access = 12724, Miss = 11751, Miss_rate = 0.924, Pending_hits = 101, Reservation_fails = 25056
	L1D_cache_core[16]: Access = 12723, Miss = 11589, Miss_rate = 0.911, Pending_hits = 200, Reservation_fails = 27081
	L1D_cache_core[17]: Access = 12867, Miss = 12004, Miss_rate = 0.933, Pending_hits = 128, Reservation_fails = 22844
	L1D_cache_core[18]: Access = 11414, Miss = 10759, Miss_rate = 0.943, Pending_hits = 168, Reservation_fails = 21419
	L1D_cache_core[19]: Access = 12797, Miss = 11950, Miss_rate = 0.934, Pending_hits = 133, Reservation_fails = 18052
	L1D_cache_core[20]: Access = 11469, Miss = 11230, Miss_rate = 0.979, Pending_hits = 114, Reservation_fails = 14945
	L1D_cache_core[21]: Access = 11474, Miss = 11392, Miss_rate = 0.993, Pending_hits = 60, Reservation_fails = 7699
	L1D_cache_core[22]: Access = 11590, Miss = 11294, Miss_rate = 0.974, Pending_hits = 120, Reservation_fails = 13641
	L1D_cache_core[23]: Access = 12021, Miss = 11962, Miss_rate = 0.995, Pending_hits = 24, Reservation_fails = 6071
	L1D_cache_core[24]: Access = 11884, Miss = 11718, Miss_rate = 0.986, Pending_hits = 114, Reservation_fails = 10045
	L1D_cache_core[25]: Access = 11698, Miss = 11656, Miss_rate = 0.996, Pending_hits = 42, Reservation_fails = 9149
	L1D_cache_core[26]: Access = 11768, Miss = 11606, Miss_rate = 0.986, Pending_hits = 96, Reservation_fails = 10523
	L1D_cache_core[27]: Access = 11923, Miss = 11845, Miss_rate = 0.993, Pending_hits = 48, Reservation_fails = 8894
	L1D_cache_core[28]: Access = 11780, Miss = 11652, Miss_rate = 0.989, Pending_hits = 84, Reservation_fails = 12459
	L1D_cache_core[29]: Access = 11654, Miss = 11579, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 10135
	L1D_cache_core[30]: Access = 11675, Miss = 11675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13011
	L1D_cache_core[31]: Access = 11059, Miss = 11059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12512
	L1D_cache_core[32]: Access = 11608, Miss = 11608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13571
	L1D_cache_core[33]: Access = 11112, Miss = 11112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13756
	L1D_cache_core[34]: Access = 10619, Miss = 10619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10744
	L1D_cache_core[35]: Access = 10603, Miss = 10603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16874
	L1D_cache_core[36]: Access = 11445, Miss = 11445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10392
	L1D_cache_core[37]: Access = 11607, Miss = 11607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995
	L1D_cache_core[38]: Access = 11817, Miss = 11817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12562
	L1D_cache_core[39]: Access = 10701, Miss = 10701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14766
	L1D_cache_core[40]: Access = 11253, Miss = 11253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12971
	L1D_cache_core[41]: Access = 11198, Miss = 11198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13114
	L1D_cache_core[42]: Access = 11696, Miss = 11696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375
	L1D_cache_core[43]: Access = 11830, Miss = 11830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11658
	L1D_cache_core[44]: Access = 11374, Miss = 11374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7650
	L1D_cache_core[45]: Access = 10861, Miss = 10861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13996
	L1D_cache_core[46]: Access = 11586, Miss = 11586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7300
	L1D_cache_core[47]: Access = 12022, Miss = 12022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6904
	L1D_cache_core[48]: Access = 12114, Miss = 12114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5987
	L1D_cache_core[49]: Access = 11077, Miss = 11077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13434
	L1D_cache_core[50]: Access = 11661, Miss = 11661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9883
	L1D_cache_core[51]: Access = 10969, Miss = 10969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11678
	L1D_cache_core[52]: Access = 12023, Miss = 12023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8415
	L1D_cache_core[53]: Access = 10813, Miss = 10813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14891
	L1D_cache_core[54]: Access = 11620, Miss = 11620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6332
	L1D_cache_core[55]: Access = 11429, Miss = 11429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14220
	L1D_cache_core[56]: Access = 11919, Miss = 11919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5890
	L1D_cache_core[57]: Access = 10969, Miss = 10969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12260
	L1D_cache_core[58]: Access = 11810, Miss = 11810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5810
	L1D_cache_core[59]: Access = 11348, Miss = 11348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11135
	L1D_total_cache_accesses = 1048863
	L1D_total_cache_misses = 934886
	L1D_total_cache_miss_rate = 0.8913
	L1D_total_cache_pending_hits = 32066
	L1D_total_cache_reservation_fails = 8222970
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 428901
	L1C_total_cache_misses = 9364
	L1C_total_cache_miss_rate = 0.0218
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134830
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 650458
	L1T_total_cache_miss_rate = 0.3766
	L1T_total_cache_pending_hits = 1076822
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 762943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6120558
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 419537
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9364
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134830
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1076822
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 650458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2102412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4382918
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19634
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1848, 1563, 1690, 2008, 1149, 1507, 2048, 1563, 673, 1578, 1592, 1563, 1079, 1500, 1511, 1576, 1552, 1459, 1481, 1496, 1103, 1424, 1090, 1390, 1107, 1335, 1105, 1305, 1008, 1240, 1094, 1672, 1120, 736, 1120, 1619, 1133, 1181, 1552, 1074, 1120, 1088, 1515, 
gpgpu_n_tot_thrd_icount = 268791104
gpgpu_n_tot_w_icount = 8399722
gpgpu_n_stall_shd_mem = 15632677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 762942
gpgpu_n_mem_write_global = 174342
gpgpu_n_mem_texture = 650458
gpgpu_n_mem_const = 5793
gpgpu_n_load_insn  = 17763003
gpgpu_n_store_insn = 770296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 3391031
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134830
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134830
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8542210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19643763	W0_Idle:6137222	W0_Scoreboard:73808865	W1:160073	W2:118052	W3:114835	W4:88661	W5:63272	W6:29410	W7:15833	W8:4941	W9:1453	W10:246	W11:169	W12:187	W13:122	W14:304	W15:89	W16:289	W17:870	W18:592	W19:2821	W20:2348	W21:5977	W22:7180	W23:6915	W24:6609	W25:7331	W26:5172	W27:3050	W28:1264	W29:359	W30:83	W31:0	W32:7751323
Warp Occupancy Distribution:
Stall:16407046	W0_Idle:3793906	W0_Scoreboard:29963640	W1:160073	W2:118052	W3:114835	W4:88661	W5:63272	W6:29410	W7:15833	W8:4941	W9:1453	W10:246	W11:169	W12:187	W13:122	W14:304	W15:89	W16:289	W17:870	W18:592	W19:2821	W20:2348	W21:5977	W22:7180	W23:6915	W24:6609	W25:7331	W26:5172	W27:3050	W28:1264	W29:359	W30:83	W31:0	W32:3159445
Warp Occupancy Distribution:
Stall:3236717	W0_Idle:2343316	W0_Scoreboard:43845225	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4591878
warp_utilization0: 0.077784
warp_utilization1: 0.070554
warp_utilization2: 0.085008
traffic_breakdown_coretomem[CONST_ACC_R] = 46344 {8:5793,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6103536 {8:762942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8852848 {40:151324,72:5165,136:17853,}
traffic_breakdown_coretomem[INST_ACC_R] = 20240 {8:2530,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5203664 {8:650458,}
traffic_breakdown_memtocore[CONST_ACC_R] = 417096 {72:5793,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103717000 {136:762625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1394096 {8:174262,}
traffic_breakdown_memtocore[INST_ACC_R] = 344080 {136:2530,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 88462288 {136:650458,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4799 
averagemflatency = 610 
averagemflatency_1 = 655 
averagemflatency_2= 562 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4256 
max_icnt2sh_latency = 901284 
mrq_lat_table:388101 	17491 	21053 	42906 	114952 	121619 	106401 	58960 	14103 	1149 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5429 	18930 	42490 	119158 	510551 	718232 	175234 	3094 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	215707 	62238 	86912 	164092 	280436 	400728 	336040 	48757 	1131 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59569 	1218998 	138073 	2228 	8 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	50447 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	279 	1517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        18        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        16        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        20 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      4900      5956     11687      6259 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      3166      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.499126  1.483426  1.584744  1.565841  1.657549  1.659084  1.544280  1.566720  1.652097  1.664179  1.626137  1.614248  1.433309  1.449916  1.429400  1.426567 
dram[1]:  1.496360  1.504006  1.586406  1.562880  1.637744  1.622053  1.570732  1.541266  1.636727  1.648527  1.624425  1.638593  1.444526  1.424568  1.432595  1.423049 
dram[2]:  1.486898  1.504152  1.584782  1.557855  1.663324  1.645579  1.553515  1.564106  1.638147  1.650998  1.621054  1.617318  1.449257  1.456427  1.414725  1.425576 
dram[3]:  1.486712  1.492779  1.550253  1.587078  1.644172  1.651968  1.536674  1.552784  1.649409  1.647751  1.619301  1.622508  1.448139  1.431437  1.414424  1.444883 
dram[4]:  1.472106  1.484995  1.555956  1.569535  1.689521  1.647443  1.563215  1.558995  1.631309  1.627644  1.612214  1.646686  1.431394  1.444929  1.405271  1.416620 
dram[5]:  1.490508  1.489965  1.567584  1.556893  1.655765  1.665469  1.546882  1.532435  1.640787  1.640808  1.620767  1.625654  1.439029  1.435448  1.430801  1.428705 
average row locality = 886738/569607 = 1.556754
average row locality_1 = 503928/307022 = 1.641342
average row locality_2 = 382810/262585 = 1.457852
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7314      7329      7074      6948      8426      8459      9471      9342      9133      8900      8748      8734      7612      7543      7584      7562 
dram[1]:      7404      7281      7009      7003      8307      8299      9171      9154      8931      8953      8805      8863      7691      7640      7568      7664 
dram[2]:      7304      7184      7046      7063      8347      8354      9350      9378      8979      9084      8650      8658      7601      7560      7528      7546 
dram[3]:      7258      7229      6967      6959      8389      8529      9113      9030      8915      9059      8806      8785      7811      7676      7664      7611 
dram[4]:      7349      7244      7066      6986      8519      8632      9500      9264      9088      9056      8763      8669      7702      7518      7562      7563 
dram[5]:      7287      7300      7034      7044      8398      8390      9207      9053      8878      9084      8953      8793      7677      7683      7639      7540 
total reads: 779796
bank skew: 9500/6948 = 1.37
chip skew: 130481/129632 = 1.01
number of total write accesses:
dram[0]:       405       413       696       698      2301      2262      1411      1401      2094      2027      1804      1757       211       201        59        63 
dram[1]:       407       415       693       702      2263      2160      1455      1416      2130      2074      1783      1760       212       188        62        66 
dram[2]:       413       424       702       692      2270      2181      1392      1394      2126      2085      1775      1764       196       111        62        68 
dram[3]:       406       420       699       705      2331      2298      1405      1428      2109      2149      1849      1797       203       101        63        70 
dram[4]:       409       426       706       711      2348      2223      1430      1412      2031      2025      1797      1715       195       104        63        74 
dram[5]:       407       421       713       714      2386      2269      1434      1412      2048      2127      1864      1764       206       100        63        75 
total reads: 106949
bank skew: 2386/59 = 40.44
chip skew: 18033/17655 = 1.02
average mf latency per bank:
dram[0]:        739       710       724       689      1184      1182      1486      1407      1233      1205      1319      1288      1281      1222       914       876
dram[1]:        680       645       664       649      1088      1146      1327      1314      1180      1171      1255      1234      1153      1129       762       758
dram[2]:        703       732       689       724      1174      1260      1388      1471      1198      1240      1317      1334      1241      1682       878       906
dram[3]:        662       678       646       658      1108      1154      1308      1351      1150      1178      1242      1246      1126      1151       774       771
dram[4]:        764       736       740       711      1231      1254      1493      1469      1283      1239      1381      1324      1338      1256       949       911
dram[5]:        649       673       659       669      1115      1190      1313      1383      1175      1197      1248      1258      1120      1143       760       763
maximum mf latency per bank:
dram[0]:       4083      3656      4017      3420      4210      3757      4179      4095      3868      4637      4149      4348      3528      4224      3287      3343
dram[1]:       3802      3956      4179      3693      3287      3343      3311      3721      3642      3470      3831      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      3658      3842      3871      4080      3113      3987      3686      3904      4186      4100      3492      3213      3084
dram[3]:       4290      3010      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      3776      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3358      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713898 n_act=94831 n_pre=94815 n_req=142024 n_req_1=34186 n_req_2=107838 n_req_3=0 n_rd=260350 n_write=25801 bw_util=0.461 bw_util_1=0.1016 bw_util_2=0.3594 bw_util_3=0 blp=5.436645 blp_1= 2.078659 blp_2= 3.860011 blp_3= -nan
 n_activity=1107599 dram_eff=0.4952 dram_eff_1=0.1092 dram_eff_2=0.386 dram_eff_3=0
bk0: 14628a 926160i bk1: 14658a 921420i bk2: 14148a 907155i bk3: 13896a 911596i bk4: 16848a 726935i bk5: 16918a 724698i bk6: 18940a 746467i bk7: 18684a 745384i bk8: 18264a 749901i bk9: 17800a 763412i bk10: 17496a 771440i bk11: 17468a 771817i bk12: 15224a 902149i bk13: 15086a 906951i bk14: 15168a 908932i bk15: 15124a 905670i 
bw_dist = 0.102	0.359	0.000	0.470	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44236
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=714800 n_act=94820 n_pre=94804 n_req=141577 n_req_1=33351 n_req_2=108226 n_req_3=0 n_rd=259486 n_write=25785 bw_util=0.4596 bw_util_1=0.09903 bw_util_2=0.3605 bw_util_3=0 blp=5.382990 blp_1= 2.027935 blp_2= 3.845918 blp_3= -nan
 n_activity=1105153 dram_eff=0.4947 dram_eff_1=0.1066 dram_eff_2=0.3881 dram_eff_3=0
bk0: 14808a 922027i bk1: 14562a 925793i bk2: 14018a 917414i bk3: 14006a 910759i bk4: 16614a 744861i bk5: 16598a 737547i bk6: 18342a 759454i bk7: 18308a 753741i bk8: 17862a 755321i bk9: 17906a 754651i bk10: 17610a 778926i bk11: 17726a 773124i bk12: 15382a 902690i bk13: 15280a 902217i bk14: 15136a 912220i bk15: 15328a 901262i 
bw_dist = 0.099	0.361	0.000	0.469	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.92914
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=715895 n_act=94473 n_pre=94458 n_req=141335 n_req_1=33390 n_req_2=107945 n_req_3=0 n_rd=259254 n_write=25615 bw_util=0.4589 bw_util_1=0.09921 bw_util_2=0.3597 bw_util_3=0 blp=5.426071 blp_1= 2.046401 blp_2= 3.874531 blp_3= -nan
 n_activity=1106560 dram_eff=0.4934 dram_eff_1=0.1067 dram_eff_2=0.3867 dram_eff_3=0
bk0: 14608a 923444i bk1: 14368a 924371i bk2: 14092a 910553i bk3: 14124a 903789i bk4: 16694a 736009i bk5: 16706a 730321i bk6: 18696a 753478i bk7: 18756a 743803i bk8: 17958a 755294i bk9: 18168a 744729i bk10: 17298a 779146i bk11: 17316a 772703i bk12: 15202a 906745i bk13: 15120a 913743i bk14: 15056a 909649i bk15: 15092a 903175i 
bw_dist = 0.099	0.360	0.000	0.471	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.37915
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713911 n_act=95039 n_pre=95024 n_req=141745 n_req_1=33543 n_req_2=108202 n_req_3=0 n_rd=259592 n_write=26129 bw_util=0.4599 bw_util_1=0.0994 bw_util_2=0.3605 bw_util_3=0 blp=5.339745 blp_1= 2.033591 blp_2= 3.807059 blp_3= -nan
 n_activity=1113032 dram_eff=0.4915 dram_eff_1=0.1062 dram_eff_2=0.3853 dram_eff_3=0
bk0: 14516a 927488i bk1: 14458a 925138i bk2: 13934a 915980i bk3: 13916a 915674i bk4: 16778a 736415i bk5: 17058a 727769i bk6: 18224a 764060i bk7: 18058a 758308i bk8: 17826a 762163i bk9: 18118a 750776i bk10: 17612a 769320i bk11: 17570a 770444i bk12: 15622a 903233i bk13: 15352a 913843i bk14: 15328a 906805i bk15: 15222a 907278i 
bw_dist = 0.099	0.360	0.000	0.476	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05248
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=712503 n_act=95283 n_pre=95268 n_req=142197 n_req_1=34320 n_req_2=107877 n_req_3=0 n_rd=260960 n_write=25681 bw_util=0.4619 bw_util_1=0.1024 bw_util_2=0.3595 bw_util_3=0 blp=5.475495 blp_1= 2.067061 blp_2= 3.881911 blp_3= -nan
 n_activity=1103917 dram_eff=0.4977 dram_eff_1=0.1103 dram_eff_2=0.3874 dram_eff_3=0
bk0: 14698a 919361i bk1: 14488a 920783i bk2: 14132a 905030i bk3: 13972a 907178i bk4: 17038a 726891i bk5: 17264a 722025i bk6: 19000a 746326i bk7: 18526a 741334i bk8: 18176a 750308i bk9: 18112a 751657i bk10: 17526a 774550i bk11: 17338a 777307i bk12: 15404a 899224i bk13: 15036a 914740i bk14: 15124a 905119i bk15: 15126a 898709i 
bw_dist = 0.102	0.360	0.000	0.466	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.58753
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189695 n_nop=713381 n_act=95162 n_pre=95146 n_req=141908 n_req_1=33705 n_req_2=108203 n_req_3=0 n_rd=259916 n_write=26090 bw_util=0.4604 bw_util_1=0.09989 bw_util_2=0.3606 bw_util_3=0 blp=5.384127 blp_1= 2.053486 blp_2= 3.827150 blp_3= -nan
 n_activity=1108335 dram_eff=0.4942 dram_eff_1=0.1072 dram_eff_2=0.387 dram_eff_3=0
bk0: 14574a 928746i bk1: 14600a 924050i bk2: 14068a 913626i bk3: 14088a 910294i bk4: 16796a 727779i bk5: 16780a 731782i bk6: 18414a 758462i bk7: 18106a 755239i bk8: 17756a 766120i bk9: 18164a 746873i bk10: 17906a 766776i bk11: 17586a 772826i bk12: 15354a 903098i bk13: 15366a 910594i bk14: 15278a 909390i bk15: 15080a 905300i 
bw_dist = 0.100	0.361	0.000	0.471	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134010, Miss = 65365, Miss_rate = 0.488, Pending_hits = 2015, Reservation_fails = 36335
L2_cache_bank[1]: Access = 133155, Miss = 64821, Miss_rate = 0.487, Pending_hits = 1961, Reservation_fails = 33397
L2_cache_bank[2]: Access = 132007, Miss = 64887, Miss_rate = 0.492, Pending_hits = 1990, Reservation_fails = 22040
L2_cache_bank[3]: Access = 131896, Miss = 64860, Miss_rate = 0.492, Pending_hits = 2005, Reservation_fails = 20286
L2_cache_bank[4]: Access = 133655, Miss = 64808, Miss_rate = 0.485, Pending_hits = 2077, Reservation_fails = 29444
L2_cache_bank[5]: Access = 135611, Miss = 64832, Miss_rate = 0.478, Pending_hits = 2137, Reservation_fails = 36155
L2_cache_bank[6]: Access = 131455, Miss = 64926, Miss_rate = 0.494, Pending_hits = 2041, Reservation_fails = 22869
L2_cache_bank[7]: Access = 131779, Miss = 64883, Miss_rate = 0.492, Pending_hits = 2003, Reservation_fails = 29396
L2_cache_bank[8]: Access = 134127, Miss = 65549, Miss_rate = 0.489, Pending_hits = 2046, Reservation_fails = 42369
L2_cache_bank[9]: Access = 133920, Miss = 64938, Miss_rate = 0.485, Pending_hits = 2103, Reservation_fails = 37268
L2_cache_bank[10]: Access = 131826, Miss = 65076, Miss_rate = 0.494, Pending_hits = 1971, Reservation_fails = 22635
L2_cache_bank[11]: Access = 132397, Miss = 64894, Miss_rate = 0.490, Pending_hits = 2110, Reservation_fails = 27183
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134010, Miss = 65365 (0.488), PendingHit = 2015 (0.015)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133155, Miss = 64821 (0.487), PendingHit = 1961 (0.0147)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132007, Miss = 64887 (0.492), PendingHit = 1990 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131896, Miss = 64860 (0.492), PendingHit = 2005 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133655, Miss = 64808 (0.485), PendingHit = 2077 (0.0155)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 135611, Miss = 64832 (0.478), PendingHit = 2137 (0.0158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131455, Miss = 64926 (0.494), PendingHit = 2041 (0.0155)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131779, Miss = 64883 (0.492), PendingHit = 2003 (0.0152)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134127, Miss = 65549 (0.489), PendingHit = 2046 (0.0153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133920, Miss = 64938 (0.485), PendingHit = 2103 (0.0157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131826, Miss = 65076 (0.494), PendingHit = 1971 (0.015)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132397, Miss = 64894 (0.49), PendingHit = 2110 (0.0159)
L2 Cache Total Miss Rate = 0.489
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 834041
Stream 1: Misses  = 404949
Stream 2: Accesses  = 761797
Stream 2: Misses  = 374890
Stream 1+2: Accesses  = 1595838
Stream 1+2: Misses  = 779839
Total Accesses  = 1595838
MPKI-CORES
CORE_L2MPKI_0	30.191
CORE_L2MPKI_1	33.964
CORE_L2MPKI_2	29.894
CORE_L2MPKI_3	34.056
CORE_L2MPKI_4	29.473
CORE_L2MPKI_5	30.408
CORE_L2MPKI_6	30.838
CORE_L2MPKI_7	32.595
CORE_L2MPKI_8	29.590
CORE_L2MPKI_9	32.978
CORE_L2MPKI_10	2.595
CORE_L2MPKI_11	2.605
CORE_L2MPKI_12	2.600
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.595
CORE_L2MPKI_15	2.610
CORE_L2MPKI_16	2.520
CORE_L2MPKI_17	2.647
CORE_L2MPKI_18	2.538
CORE_L2MPKI_19	2.536
CORE_L2MPKI_20	2.518
CORE_L2MPKI_21	2.596
CORE_L2MPKI_22	2.533
CORE_L2MPKI_23	2.614
CORE_L2MPKI_24	2.536
CORE_L2MPKI_25	2.567
CORE_L2MPKI_26	2.544
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.571
CORE_L2MPKI_29	2.554
CORE_L2MPKI_30	2.534
CORE_L2MPKI_31	2.641
CORE_L2MPKI_32	2.578
CORE_L2MPKI_33	2.559
CORE_L2MPKI_34	2.633
CORE_L2MPKI_35	2.748
CORE_L2MPKI_36	2.609
CORE_L2MPKI_37	2.557
CORE_L2MPKI_38	2.526
CORE_L2MPKI_39	2.622
CORE_L2MPKI_40	2.593
CORE_L2MPKI_41	2.594
CORE_L2MPKI_42	2.600
CORE_L2MPKI_43	2.569
CORE_L2MPKI_44	2.634
CORE_L2MPKI_45	2.618
CORE_L2MPKI_46	2.555
CORE_L2MPKI_47	2.558
CORE_L2MPKI_48	2.537
CORE_L2MPKI_49	2.592
CORE_L2MPKI_50	2.583
CORE_L2MPKI_51	2.556
CORE_L2MPKI_52	2.501
CORE_L2MPKI_53	2.597
CORE_L2MPKI_54	2.523
CORE_L2MPKI_55	2.569
CORE_L2MPKI_56	2.579
CORE_L2MPKI_57	2.540
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.532
Avg_MPKI_Stream1= 12.182
Avg_MPKI_Stream2= 2.580
MISSES-CORES
CORE_MISSES_0	15639
CORE_MISSES_1	15814
CORE_MISSES_2	15403
CORE_MISSES_3	15797
CORE_MISSES_4	15587
CORE_MISSES_5	14319
CORE_MISSES_6	15747
CORE_MISSES_7	15710
CORE_MISSES_8	14707
CORE_MISSES_9	14628
CORE_MISSES_10	12465
CORE_MISSES_11	13015
CORE_MISSES_12	13124
CORE_MISSES_13	12143
CORE_MISSES_14	12493
CORE_MISSES_15	12272
CORE_MISSES_16	11732
CORE_MISSES_17	12946
CORE_MISSES_18	11362
CORE_MISSES_19	12364
CORE_MISSES_20	12132
CORE_MISSES_21	12688
CORE_MISSES_22	12263
CORE_MISSES_23	13414
CORE_MISSES_24	12809
CORE_MISSES_25	12813
CORE_MISSES_26	12702
CORE_MISSES_27	13339
CORE_MISSES_28	12863
CORE_MISSES_29	12659
CORE_MISSES_30	12605
CORE_MISSES_31	12413
CORE_MISSES_32	12761
CORE_MISSES_33	12101
CORE_MISSES_34	11912
CORE_MISSES_35	12277
CORE_MISSES_36	12704
CORE_MISSES_37	12600
CORE_MISSES_38	12691
CORE_MISSES_39	11945
CORE_MISSES_40	12367
CORE_MISSES_41	12321
CORE_MISSES_42	12919
CORE_MISSES_43	12892
CORE_MISSES_44	12782
CORE_MISSES_45	12016
CORE_MISSES_46	12625
CORE_MISSES_47	13104
CORE_MISSES_48	13050
CORE_MISSES_49	12228
CORE_MISSES_50	12811
CORE_MISSES_51	11993
CORE_MISSES_52	12840
CORE_MISSES_53	11914
CORE_MISSES_54	12501
CORE_MISSES_55	12472
CORE_MISSES_56	13074
CORE_MISSES_57	11860
CORE_MISSES_58	12888
CORE_MISSES_59	12224
L2_MISSES = 779839
L2_total_cache_accesses = 1595838
L2_total_cache_misses = 779839
L2_total_cache_miss_rate = 0.4887
L2_total_cache_pending_hits = 24459
L2_total_cache_reservation_fails = 359377
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254630
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4624
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 652
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 517
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 561569
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17316
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71573
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 68353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25753
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2278
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 106
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4071
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7269706
icnt_total_pkts_simt_to_mem=1829131
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.8331
gpu_ipc_2 =     267.2508
gpu_tot_sim_cycle_stream_1 = 1016984
gpu_tot_sim_cycle_stream_2 = 1016186
gpu_sim_insn_1 = 6949104
gpu_sim_insn_2 = 271576528
gpu_sim_cycle = 1016991
gpu_sim_insn = 278525632
gpu_ipc =     273.8723
gpu_tot_sim_cycle = 1016991
gpu_tot_sim_insn = 278525632
gpu_tot_ipc =     273.8723
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5270025
gpu_stall_icnt2sh    = 8742627
gpu_total_sim_rate=200956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4917216
	L1I_total_cache_misses = 21372
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 53319, Miss = 41866, Miss_rate = 0.785, Pending_hits = 3331, Reservation_fails = 874396
	L1D_cache_core[1]: Access = 54131, Miss = 42117, Miss_rate = 0.778, Pending_hits = 3470, Reservation_fails = 880548
	L1D_cache_core[2]: Access = 51814, Miss = 40687, Miss_rate = 0.785, Pending_hits = 3252, Reservation_fails = 856717
	L1D_cache_core[3]: Access = 51200, Miss = 40598, Miss_rate = 0.793, Pending_hits = 3298, Reservation_fails = 866880
	L1D_cache_core[4]: Access = 53661, Miss = 41499, Miss_rate = 0.773, Pending_hits = 3420, Reservation_fails = 878042
	L1D_cache_core[5]: Access = 49100, Miss = 38639, Miss_rate = 0.787, Pending_hits = 3262, Reservation_fails = 837716
	L1D_cache_core[6]: Access = 52782, Miss = 41329, Miss_rate = 0.783, Pending_hits = 3321, Reservation_fails = 887788
	L1D_cache_core[7]: Access = 54326, Miss = 42417, Miss_rate = 0.781, Pending_hits = 3499, Reservation_fails = 874677
	L1D_cache_core[8]: Access = 49788, Miss = 39024, Miss_rate = 0.784, Pending_hits = 3198, Reservation_fails = 843634
	L1D_cache_core[9]: Access = 49568, Miss = 39061, Miss_rate = 0.788, Pending_hits = 3009, Reservation_fails = 848873
	L1D_cache_core[10]: Access = 13631, Miss = 12762, Miss_rate = 0.936, Pending_hits = 174, Reservation_fails = 27291
	L1D_cache_core[11]: Access = 14460, Miss = 13798, Miss_rate = 0.954, Pending_hits = 113, Reservation_fails = 20926
	L1D_cache_core[12]: Access = 15641, Miss = 14064, Miss_rate = 0.899, Pending_hits = 220, Reservation_fails = 30224
	L1D_cache_core[13]: Access = 14197, Miss = 13158, Miss_rate = 0.927, Pending_hits = 143, Reservation_fails = 31274
	L1D_cache_core[14]: Access = 13876, Miss = 13000, Miss_rate = 0.937, Pending_hits = 182, Reservation_fails = 24144
	L1D_cache_core[15]: Access = 14450, Miss = 13477, Miss_rate = 0.933, Pending_hits = 101, Reservation_fails = 25476
	L1D_cache_core[16]: Access = 14075, Miss = 12941, Miss_rate = 0.919, Pending_hits = 200, Reservation_fails = 29295
	L1D_cache_core[17]: Access = 14397, Miss = 13534, Miss_rate = 0.940, Pending_hits = 128, Reservation_fails = 22981
	L1D_cache_core[18]: Access = 12775, Miss = 12120, Miss_rate = 0.949, Pending_hits = 168, Reservation_fails = 23073
	L1D_cache_core[19]: Access = 14528, Miss = 13681, Miss_rate = 0.942, Pending_hits = 133, Reservation_fails = 19085
	L1D_cache_core[20]: Access = 12712, Miss = 12473, Miss_rate = 0.981, Pending_hits = 114, Reservation_fails = 17489
	L1D_cache_core[21]: Access = 12965, Miss = 12883, Miss_rate = 0.994, Pending_hits = 60, Reservation_fails = 9050
	L1D_cache_core[22]: Access = 12777, Miss = 12481, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 15999
	L1D_cache_core[23]: Access = 13787, Miss = 13728, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 6133
	L1D_cache_core[24]: Access = 13151, Miss = 12985, Miss_rate = 0.987, Pending_hits = 114, Reservation_fails = 13445
	L1D_cache_core[25]: Access = 13324, Miss = 13282, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 9883
	L1D_cache_core[26]: Access = 13192, Miss = 13030, Miss_rate = 0.988, Pending_hits = 96, Reservation_fails = 12522
	L1D_cache_core[27]: Access = 13567, Miss = 13489, Miss_rate = 0.994, Pending_hits = 48, Reservation_fails = 8894
	L1D_cache_core[28]: Access = 13182, Miss = 13054, Miss_rate = 0.990, Pending_hits = 84, Reservation_fails = 14249
	L1D_cache_core[29]: Access = 13344, Miss = 13269, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 10259
	L1D_cache_core[30]: Access = 13057, Miss = 13057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13251
	L1D_cache_core[31]: Access = 12800, Miss = 12800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13172
	L1D_cache_core[32]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15331
	L1D_cache_core[33]: Access = 12437, Miss = 12437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14873
	L1D_cache_core[34]: Access = 12066, Miss = 12066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12340
	L1D_cache_core[35]: Access = 12297, Miss = 12297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17083
	L1D_cache_core[36]: Access = 12816, Miss = 12816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11262
	L1D_cache_core[37]: Access = 12889, Miss = 12889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12499
	L1D_cache_core[38]: Access = 13264, Miss = 13264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13926
	L1D_cache_core[39]: Access = 12199, Miss = 12199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15376
	L1D_cache_core[40]: Access = 12635, Miss = 12635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14066
	L1D_cache_core[41]: Access = 12784, Miss = 12784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13663
	L1D_cache_core[42]: Access = 13078, Miss = 13078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10867
	L1D_cache_core[43]: Access = 13236, Miss = 13236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13402
	L1D_cache_core[44]: Access = 12952, Miss = 12952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9190
	L1D_cache_core[45]: Access = 12237, Miss = 12237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15185
	L1D_cache_core[46]: Access = 13140, Miss = 13140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7798
	L1D_cache_core[47]: Access = 13551, Miss = 13551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8218
	L1D_cache_core[48]: Access = 13253, Miss = 13253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8322
	L1D_cache_core[49]: Access = 12200, Miss = 12200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15202
	L1D_cache_core[50]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12192
	L1D_cache_core[51]: Access = 12555, Miss = 12555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12360
	L1D_cache_core[52]: Access = 13194, Miss = 13194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11725
	L1D_cache_core[53]: Access = 12164, Miss = 12164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[54]: Access = 12737, Miss = 12737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8257
	L1D_cache_core[55]: Access = 12866, Miss = 12866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15112
	L1D_cache_core[56]: Access = 13036, Miss = 13036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8343
	L1D_cache_core[57]: Access = 12194, Miss = 12194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14363
	L1D_cache_core[58]: Access = 12926, Miss = 12926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7777
	L1D_cache_core[59]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12057
	L1D_total_cache_accesses = 1177283
	L1D_total_cache_misses = 1054009
	L1D_total_cache_miss_rate = 0.8953
	L1D_total_cache_pending_hits = 35360
	L1D_total_cache_reservation_fails = 9393727
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 475810
	L1C_total_cache_misses = 9675
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 732125
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 1211065
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 869523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7207389
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 466135
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9675
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1211065
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 732125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2186338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4895844
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21372
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1952, 1563, 1898, 2008, 1296, 1507, 2143, 1563, 732, 1578, 1620, 1563, 1097, 1500, 1529, 1576, 1576, 1509, 1497, 1576, 1109, 1578, 1100, 1548, 1111, 1578, 1109, 1591, 1008, 1554, 1094, 1937, 1120, 988, 1120, 1853, 1133, 1382, 1552, 1221, 1120, 1230, 1515, 
gpgpu_n_tot_thrd_icount = 300316256
gpgpu_n_tot_w_icount = 9384883
gpgpu_n_stall_shd_mem = 17804279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 869522
gpgpu_n_mem_write_global = 186899
gpgpu_n_mem_texture = 732125
gpgpu_n_mem_const = 6006
gpgpu_n_load_insn  = 19956821
gpgpu_n_store_insn = 844005
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3727265
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9764349
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22603820	W0_Idle:6551209	W0_Scoreboard:83334377	W1:162447	W2:121789	W3:118877	W4:92097	W5:65695	W6:30827	W7:16388	W8:5225	W9:1705	W10:381	W11:268	W12:289	W13:176	W14:363	W15:232	W16:411	W17:1199	W18:1004	W19:3834	W20:3040	W21:6991	W22:9177	W23:8192	W24:8424	W25:8983	W26:6442	W27:3772	W28:1789	W29:425	W30:158	W31:0	W32:8704394
Warp Occupancy Distribution:
Stall:18944297	W0_Idle:3886969	W0_Scoreboard:33851059	W1:162447	W2:121789	W3:118877	W4:92097	W5:65695	W6:30827	W7:16388	W8:5225	W9:1705	W10:381	W11:268	W12:289	W13:176	W14:363	W15:232	W16:411	W17:1199	W18:1004	W19:3834	W20:3040	W21:6991	W22:9177	W23:8192	W24:8424	W25:8983	W26:6442	W27:3772	W28:1789	W29:425	W30:158	W31:0	W32:3551979
Warp Occupancy Distribution:
Stall:3659523	W0_Idle:2664240	W0_Scoreboard:49483318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5152415
warp_utilization0: 0.077005
warp_utilization1: 0.069483
warp_utilization2: 0.084522
traffic_breakdown_coretomem[CONST_ACC_R] = 48048 {8:6006,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6956176 {8:869522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9589880 {40:161005,72:5811,136:20083,}
traffic_breakdown_coretomem[INST_ACC_R] = 22400 {8:2800,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5857000 {8:732125,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432432 {72:6006,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 118211880 {136:869205,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1494832 {8:186854,}
traffic_breakdown_memtocore[INST_ACC_R] = 380800 {136:2800,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 99569000 {136:732125,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4799 
averagemflatency = 615 
averagemflatency_1 = 659 
averagemflatency_2= 566 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4256 
max_icnt2sh_latency = 1016990 
mrq_lat_table:437455 	19675 	23675 	48318 	131034 	138119 	119768 	65465 	15607 	1309 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5978 	20936 	47155 	132152 	568461 	813201 	202764 	3518 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	240516 	69275 	96895 	183011 	313484 	451426 	385188 	56260 	1264 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	66198 	1384078 	154605 	2445 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	63039 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	294 	1733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      3166      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.506043  1.486142  1.579580  1.557071  1.671143  1.669210  1.541326  1.555641  1.642300  1.649097  1.615829  1.605803  1.435085  1.447524  1.439101  1.430376 
dram[1]:  1.501879  1.509974  1.576305  1.553502  1.646015  1.624780  1.564484  1.533874  1.622761  1.631859  1.610876  1.622283  1.438907  1.424675  1.447479  1.427795 
dram[2]:  1.487040  1.515710  1.576819  1.550194  1.674431  1.652508  1.545651  1.558820  1.622849  1.639400  1.609178  1.611768  1.452443  1.459003  1.419424  1.434367 
dram[3]:  1.491056  1.498184  1.541955  1.583090  1.648098  1.659228  1.530510  1.551489  1.640448  1.635911  1.608985  1.615808  1.442317  1.428271  1.424579  1.451396 
dram[4]:  1.485792  1.491168  1.550238  1.567970  1.692613  1.658124  1.555246  1.558592  1.611147  1.621812  1.598202  1.631371  1.435541  1.439933  1.417837  1.426963 
dram[5]:  1.496135  1.497600  1.559957  1.550574  1.662704  1.674990  1.547158  1.531744  1.628667  1.634746  1.612882  1.617168  1.437821  1.438162  1.440746  1.438934 
average row locality = 1000428/643411 = 1.554882
average row locality_1 = 570685/347634 = 1.641626
average row locality_2 = 429743/295777 = 1.452929
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8248      8262      8036      7903      9612      9665     10721     10602     10360     10146      9834      9834      8646      8614      8544      8494 
dram[1]:      8323      8223      7960      7965      9514      9554     10398     10377     10051     10042      9882      9920      8722      8676      8532      8560 
dram[2]:      8240      8148      7996      8038      9560      9579     10623     10647     10240     10326      9719      9710      8646      8600      8472      8442 
dram[3]:      8187      8174      7921      7905      9609      9760     10358     10260     10044     10177      9878      9833      8823      8728      8611      8513 
dram[4]:      8299      8201      8033      7958      9714      9836     10713     10542     10309     10301      9821      9744      8754      8544      8479      8493 
dram[5]:      8229      8247      7996      7994      9602      9648     10400     10277     10011     10207     10003      9839      8751      8723      8549      8465 
total reads: 882669
bank skew: 10721/7903 = 1.36
chip skew: 147741/146699 = 1.01
number of total write accesses:
dram[0]:       475       478       767       773      2584      2587      1531      1532      2266      2181      1905      1898       230       213       105       114 
dram[1]:       469       482       768       775      2548      2445      1575      1532      2269      2210      1908      1875       228       204       108       111 
dram[2]:       480       487       779       764      2588      2481      1532      1504      2303      2240      1888      1877       211       119       107       114 
dram[3]:       482       487       771       783      2610      2583      1531      1567      2261      2305      1977      1922       216       113       106       117 
dram[4]:       485       494       777       785      2659      2522      1561      1548      2150      2161      1913      1842       221       110       106       123 
dram[5]:       480       490       785       790      2707      2561      1575      1545      2204      2294      1992      1879       221       103       107       124 
total reads: 117765
bank skew: 2707/103 = 26.28
chip skew: 19857/19457 = 1.02
average mf latency per bank:
dram[0]:        736       728       726       713      1185      1202      1518      1501      1235      1249      1317      1322      1234      1207       889       871
dram[1]:        685       649       672       654      1086      1144      1382      1367      1196      1179      1251      1229      1115      1087       749       746
dram[2]:        717       735       718       726      1201      1258      1474      1520      1232      1249      1345      1341      1237      1595       878       885
dram[3]:        661       686       647       680      1094      1160      1351      1406      1164      1198      1236      1248      1080      1109       753       758
dram[4]:        750       745       735       743      1205      1269      1510      1546      1276      1269      1363      1331      1275      1231       911       899
dram[5]:        653       679       662       684      1105      1188      1359      1434      1189      1205      1241      1254      1081      1102       744       750
maximum mf latency per bank:
dram[0]:       4083      3656      4017      3420      4210      3853      4179      4095      3868      4637      4149      4502      3528      4224      3355      3343
dram[1]:       3802      3956      4179      4585      3287      3343      3311      3721      3642      3470      4353      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      3658      4111      3989      4080      3113      3987      3686      3904      4186      4100      3492      3213      3084
dram[3]:       4290      3124      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3758      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=804489 n_act=107251 n_pre=107235 n_req=160687 n_req_1=39358 n_req_2=121329 n_req_3=0 n_rd=295042 n_write=28410 bw_util=0.4626 bw_util_1=0.1042 bw_util_2=0.3584 bw_util_3=0 blp=5.433356 blp_1= 2.081617 blp_2= 3.861297 blp_3= -nan
 n_activity=1250116 dram_eff=0.4968 dram_eff_1=0.1119 dram_eff_2=0.3848 dram_eff_3=0
bk0: 16496a 1044414i bk1: 16524a 1037793i bk2: 16072a 1022918i bk3: 15806a 1024980i bk4: 19224a 819532i bk5: 19330a 810064i bk6: 21442a 846586i bk7: 21204a 839920i bk8: 20720a 851574i bk9: 20292a 863437i bk10: 19668a 881314i bk11: 19668a 874962i bk12: 17292a 1017323i bk13: 17228a 1019957i bk14: 17088a 1024018i bk15: 16988a 1017775i 
bw_dist = 0.104	0.358	0.000	0.469	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=806585 n_act=107097 n_pre=107081 n_req=159760 n_req_1=38013 n_req_2=121747 n_req_3=0 n_rd=293396 n_write=28268 bw_util=0.46 bw_util_1=0.1006 bw_util_2=0.3595 bw_util_3=0 blp=5.345863 blp_1= 2.023779 blp_2= 3.829221 blp_3= -nan
 n_activity=1248881 dram_eff=0.4945 dram_eff_1=0.1081 dram_eff_2=0.3864 dram_eff_3=0
bk0: 16646a 1042157i bk1: 16446a 1044222i bk2: 15920a 1032642i bk3: 15930a 1025251i bk4: 19028a 837259i bk5: 19108a 827144i bk6: 20796a 860906i bk7: 20754a 855049i bk8: 20102a 862749i bk9: 20084a 862092i bk10: 19764a 885895i bk11: 19838a 881561i bk12: 17444a 1018229i bk13: 17352a 1017921i bk14: 17064a 1028697i bk15: 17120a 1018134i 
bw_dist = 0.101	0.359	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.86891
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=806479 n_act=106896 n_pre=106880 n_req=159988 n_req_1=38563 n_req_2=121425 n_req_3=0 n_rd=293972 n_write=28200 bw_util=0.4607 bw_util_1=0.1021 bw_util_2=0.3586 bw_util_3=0 blp=5.429906 blp_1= 2.055940 blp_2= 3.873994 blp_3= -nan
 n_activity=1248008 dram_eff=0.4956 dram_eff_1=0.1099 dram_eff_2=0.3857 dram_eff_3=0
bk0: 16480a 1040234i bk1: 16296a 1043034i bk2: 15992a 1023216i bk3: 16076a 1016659i bk4: 19120a 822348i bk5: 19158a 818035i bk6: 21246a 850730i bk7: 21294a 843048i bk8: 20480a 852893i bk9: 20652a 846680i bk10: 19438a 885397i bk11: 19420a 881061i bk12: 17292a 1021262i bk13: 17200a 1029541i bk14: 16944a 1022109i bk15: 16884a 1019357i 
bw_dist = 0.102	0.359	0.000	0.469	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.41178
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=805670 n_act=107261 n_pre=107245 n_req=160015 n_req_1=38288 n_req_2=121727 n_req_3=0 n_rd=293562 n_write=28689 bw_util=0.4604 bw_util_1=0.101 bw_util_2=0.3594 bw_util_3=0 blp=5.309487 blp_1= 2.026404 blp_2= 3.800641 blp_3= -nan
 n_activity=1256054 dram_eff=0.4921 dram_eff_1=0.108 dram_eff_2=0.3841 dram_eff_3=0
bk0: 16374a 1045680i bk1: 16348a 1044039i bk2: 15842a 1032342i bk3: 15810a 1030479i bk4: 19218a 828573i bk5: 19520a 820743i bk6: 20716a 864143i bk7: 20520a 857324i bk8: 20088a 871539i bk9: 20354a 858033i bk10: 19756a 877453i bk11: 19666a 879105i bk12: 17646a 1019998i bk13: 17456a 1027455i bk14: 17222a 1024353i bk15: 17026a 1023576i 
bw_dist = 0.101	0.359	0.000	0.475	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.96977
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=803451 n_act=107630 n_pre=107614 n_req=160710 n_req_1=39367 n_req_2=121343 n_req_3=0 n_rd=295482 n_write=28250 bw_util=0.463 bw_util_1=0.1046 bw_util_2=0.3584 bw_util_3=0 blp=5.448496 blp_1= 2.066128 blp_2= 3.867986 blp_3= -nan
 n_activity=1247480 dram_eff=0.4982 dram_eff_1=0.1125 dram_eff_2=0.3857 dram_eff_3=0
bk0: 16598a 1036683i bk1: 16402a 1037661i bk2: 16066a 1020475i bk3: 15916a 1020080i bk4: 19428a 818546i bk5: 19672a 811466i bk6: 21426a 847763i bk7: 21084a 837724i bk8: 20618a 855127i bk9: 20602a 854895i bk10: 19642a 882686i bk11: 19488a 882467i bk12: 17508a 1013914i bk13: 17088a 1030399i bk14: 16958a 1023101i bk15: 16986a 1013063i 
bw_dist = 0.105	0.358	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.51717
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=805277 n_act=107280 n_pre=107264 n_req=160183 n_req_1=38491 n_req_2=121692 n_req_3=0 n_rd=293874 n_write=28732 bw_util=0.4609 bw_util_1=0.1015 bw_util_2=0.3594 bw_util_3=0 blp=5.352591 blp_1= 2.046632 blp_2= 3.813426 blp_3= -nan
 n_activity=1251637 dram_eff=0.4944 dram_eff_1=0.1089 dram_eff_2=0.3854 dram_eff_3=0
bk0: 16458a 1047395i bk1: 16494a 1042006i bk2: 15992a 1029527i bk3: 15988a 1024292i bk4: 19204a 818655i bk5: 19296a 820742i bk6: 20800a 860245i bk7: 20554a 855335i bk8: 20022a 872096i bk9: 20406a 852787i bk10: 20006a 875646i bk11: 19678a 881411i bk12: 17502a 1018231i bk13: 17446a 1027428i bk14: 17098a 1026864i bk15: 16930a 1022113i 
bw_dist = 0.102	0.359	0.000	0.471	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150753, Miss = 74001, Miss_rate = 0.491, Pending_hits = 2245, Reservation_fails = 40471
L2_cache_bank[1]: Access = 150378, Miss = 73522, Miss_rate = 0.489, Pending_hits = 2189, Reservation_fails = 40748
L2_cache_bank[2]: Access = 148601, Miss = 73382, Miss_rate = 0.494, Pending_hits = 2184, Reservation_fails = 24466
L2_cache_bank[3]: Access = 148361, Miss = 73320, Miss_rate = 0.494, Pending_hits = 2229, Reservation_fails = 23765
L2_cache_bank[4]: Access = 150741, Miss = 73497, Miss_rate = 0.488, Pending_hits = 2279, Reservation_fails = 38635
L2_cache_bank[5]: Access = 152455, Miss = 73498, Miss_rate = 0.482, Pending_hits = 2357, Reservation_fails = 41075
L2_cache_bank[6]: Access = 147956, Miss = 73432, Miss_rate = 0.496, Pending_hits = 2259, Reservation_fails = 23782
L2_cache_bank[7]: Access = 148481, Miss = 73351, Miss_rate = 0.494, Pending_hits = 2209, Reservation_fails = 32042
L2_cache_bank[8]: Access = 150835, Miss = 74122, Miss_rate = 0.491, Pending_hits = 2266, Reservation_fails = 43845
L2_cache_bank[9]: Access = 151130, Miss = 73621, Miss_rate = 0.487, Pending_hits = 2311, Reservation_fails = 43219
L2_cache_bank[10]: Access = 148369, Miss = 73545, Miss_rate = 0.496, Pending_hits = 2168, Reservation_fails = 24754
L2_cache_bank[11]: Access = 149070, Miss = 73404, Miss_rate = 0.492, Pending_hits = 2322, Reservation_fails = 29801
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150753, Miss = 74001 (0.491), PendingHit = 2245 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150378, Miss = 73522 (0.489), PendingHit = 2189 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148601, Miss = 73382 (0.494), PendingHit = 2184 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148361, Miss = 73320 (0.494), PendingHit = 2229 (0.015)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150741, Miss = 73497 (0.488), PendingHit = 2279 (0.0151)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152455, Miss = 73498 (0.482), PendingHit = 2357 (0.0155)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147956, Miss = 73432 (0.496), PendingHit = 2259 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148481, Miss = 73351 (0.494), PendingHit = 2209 (0.0149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150835, Miss = 74122 (0.491), PendingHit = 2266 (0.015)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151130, Miss = 73621 (0.487), PendingHit = 2311 (0.0153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148369, Miss = 73545 (0.496), PendingHit = 2168 (0.0146)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149070, Miss = 73404 (0.492), PendingHit = 2322 (0.0156)
L2 Cache Total Miss Rate = 0.491
Stream 1: L2 Cache Miss Rate = 0.489
Stream 2: L2 Cache Miss Rate = 0.493
Stream 1: Accesses  = 944277
Stream 1: Misses  = 461979
Stream 2: Accesses  = 852853
Stream 2: Misses  = 420716
Stream 1+2: Accesses  = 1797130
Stream 1+2: Misses  = 882695
Total Accesses  = 1797130
MPKI-CORES
CORE_L2MPKI_0	32.698
CORE_L2MPKI_1	36.501
CORE_L2MPKI_2	32.304
CORE_L2MPKI_3	36.623
CORE_L2MPKI_4	31.795
CORE_L2MPKI_5	33.095
CORE_L2MPKI_6	33.505
CORE_L2MPKI_7	34.870
CORE_L2MPKI_8	32.072
CORE_L2MPKI_9	35.768
CORE_L2MPKI_10	2.589
CORE_L2MPKI_11	2.620
CORE_L2MPKI_12	2.598
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.596
CORE_L2MPKI_15	2.612
CORE_L2MPKI_16	2.520
CORE_L2MPKI_17	2.642
CORE_L2MPKI_18	2.537
CORE_L2MPKI_19	2.558
CORE_L2MPKI_20	2.520
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.540
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.545
CORE_L2MPKI_25	2.566
CORE_L2MPKI_26	2.558
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.568
CORE_L2MPKI_29	2.562
CORE_L2MPKI_30	2.528
CORE_L2MPKI_31	2.632
CORE_L2MPKI_32	2.567
CORE_L2MPKI_33	2.569
CORE_L2MPKI_34	2.624
CORE_L2MPKI_35	2.724
CORE_L2MPKI_36	2.597
CORE_L2MPKI_37	2.581
CORE_L2MPKI_38	2.527
CORE_L2MPKI_39	2.611
CORE_L2MPKI_40	2.582
CORE_L2MPKI_41	2.579
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.584
CORE_L2MPKI_44	2.615
CORE_L2MPKI_45	2.626
CORE_L2MPKI_46	2.548
CORE_L2MPKI_47	2.547
CORE_L2MPKI_48	2.539
CORE_L2MPKI_49	2.661
CORE_L2MPKI_50	2.573
CORE_L2MPKI_51	2.545
CORE_L2MPKI_52	2.505
CORE_L2MPKI_53	2.633
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.571
CORE_L2MPKI_56	2.572
CORE_L2MPKI_57	2.566
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.524
Avg_MPKI_Stream1= 13.025
Avg_MPKI_Stream2= 2.580
MISSES-CORES
CORE_MISSES_0	18154
CORE_MISSES_1	18314
CORE_MISSES_2	17821
CORE_MISSES_3	18274
CORE_MISSES_4	18000
CORE_MISSES_5	16798
CORE_MISSES_6	18307
CORE_MISSES_7	18166
CORE_MISSES_8	17116
CORE_MISSES_9	17172
CORE_MISSES_10	13678
CORE_MISSES_11	14958
CORE_MISSES_12	14450
CORE_MISSES_13	13710
CORE_MISSES_14	13893
CORE_MISSES_15	14200
CORE_MISSES_16	13178
CORE_MISSES_17	14642
CORE_MISSES_18	12834
CORE_MISSES_19	14347
CORE_MISSES_20	13483
CORE_MISSES_21	14293
CORE_MISSES_22	13574
CORE_MISSES_23	15342
CORE_MISSES_24	14227
CORE_MISSES_25	14593
CORE_MISSES_26	14331
CORE_MISSES_27	15180
CORE_MISSES_28	14392
CORE_MISSES_29	14552
CORE_MISSES_30	14068
CORE_MISSES_31	14310
CORE_MISSES_32	14224
CORE_MISSES_33	13583
CORE_MISSES_34	13494
CORE_MISSES_35	14124
CORE_MISSES_36	14170
CORE_MISSES_37	14142
CORE_MISSES_38	14261
CORE_MISSES_39	13565
CORE_MISSES_40	13843
CORE_MISSES_41	13968
CORE_MISSES_42	14414
CORE_MISSES_43	14487
CORE_MISSES_44	14443
CORE_MISSES_45	13584
CORE_MISSES_46	14266
CORE_MISSES_47	14707
CORE_MISSES_48	14296
CORE_MISSES_49	13823
CORE_MISSES_50	14254
CORE_MISSES_51	13635
CORE_MISSES_52	14107
CORE_MISSES_53	13590
CORE_MISSES_54	13705
CORE_MISSES_55	14040
CORE_MISSES_56	14272
CORE_MISSES_57	13303
CORE_MISSES_58	14109
CORE_MISSES_59	13929
L2_MISSES = 882695
L2_total_cache_accesses = 1797130
L2_total_cache_misses = 882695
L2_total_cache_miss_rate = 0.4912
L2_total_cache_pending_hits = 27018
L2_total_cache_reservation_fails = 406603
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 289750
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4752
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 683
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 571
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6686
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 632235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19344
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 80546
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 76780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28868
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4519
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8225522
icnt_total_pkts_simt_to_mem=2050311
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.8331
gpu_ipc_2 =     267.2508
gpu_tot_sim_cycle_stream_1 = 1016984
gpu_tot_sim_cycle_stream_2 = 1016186
gpu_sim_insn_1 = 6949104
gpu_sim_insn_2 = 271576528
gpu_sim_cycle = 1016991
gpu_sim_insn = 278525632
gpu_ipc =     273.8723
gpu_tot_sim_cycle = 1016991
gpu_tot_sim_insn = 278525632
gpu_tot_ipc =     273.8723
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5270025
gpu_stall_icnt2sh    = 8742627
gpu_total_sim_rate=200956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4917216
	L1I_total_cache_misses = 21372
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 53319, Miss = 41866, Miss_rate = 0.785, Pending_hits = 3331, Reservation_fails = 874396
	L1D_cache_core[1]: Access = 54131, Miss = 42117, Miss_rate = 0.778, Pending_hits = 3470, Reservation_fails = 880548
	L1D_cache_core[2]: Access = 51814, Miss = 40687, Miss_rate = 0.785, Pending_hits = 3252, Reservation_fails = 856717
	L1D_cache_core[3]: Access = 51200, Miss = 40598, Miss_rate = 0.793, Pending_hits = 3298, Reservation_fails = 866880
	L1D_cache_core[4]: Access = 53661, Miss = 41499, Miss_rate = 0.773, Pending_hits = 3420, Reservation_fails = 878042
	L1D_cache_core[5]: Access = 49100, Miss = 38639, Miss_rate = 0.787, Pending_hits = 3262, Reservation_fails = 837716
	L1D_cache_core[6]: Access = 52782, Miss = 41329, Miss_rate = 0.783, Pending_hits = 3321, Reservation_fails = 887788
	L1D_cache_core[7]: Access = 54326, Miss = 42417, Miss_rate = 0.781, Pending_hits = 3499, Reservation_fails = 874677
	L1D_cache_core[8]: Access = 49788, Miss = 39024, Miss_rate = 0.784, Pending_hits = 3198, Reservation_fails = 843634
	L1D_cache_core[9]: Access = 49568, Miss = 39061, Miss_rate = 0.788, Pending_hits = 3009, Reservation_fails = 848873
	L1D_cache_core[10]: Access = 13631, Miss = 12762, Miss_rate = 0.936, Pending_hits = 174, Reservation_fails = 27291
	L1D_cache_core[11]: Access = 14460, Miss = 13798, Miss_rate = 0.954, Pending_hits = 113, Reservation_fails = 20926
	L1D_cache_core[12]: Access = 15641, Miss = 14064, Miss_rate = 0.899, Pending_hits = 220, Reservation_fails = 30224
	L1D_cache_core[13]: Access = 14197, Miss = 13158, Miss_rate = 0.927, Pending_hits = 143, Reservation_fails = 31274
	L1D_cache_core[14]: Access = 13876, Miss = 13000, Miss_rate = 0.937, Pending_hits = 182, Reservation_fails = 24144
	L1D_cache_core[15]: Access = 14450, Miss = 13477, Miss_rate = 0.933, Pending_hits = 101, Reservation_fails = 25476
	L1D_cache_core[16]: Access = 14075, Miss = 12941, Miss_rate = 0.919, Pending_hits = 200, Reservation_fails = 29295
	L1D_cache_core[17]: Access = 14397, Miss = 13534, Miss_rate = 0.940, Pending_hits = 128, Reservation_fails = 22981
	L1D_cache_core[18]: Access = 12775, Miss = 12120, Miss_rate = 0.949, Pending_hits = 168, Reservation_fails = 23073
	L1D_cache_core[19]: Access = 14528, Miss = 13681, Miss_rate = 0.942, Pending_hits = 133, Reservation_fails = 19085
	L1D_cache_core[20]: Access = 12712, Miss = 12473, Miss_rate = 0.981, Pending_hits = 114, Reservation_fails = 17489
	L1D_cache_core[21]: Access = 12965, Miss = 12883, Miss_rate = 0.994, Pending_hits = 60, Reservation_fails = 9050
	L1D_cache_core[22]: Access = 12777, Miss = 12481, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 15999
	L1D_cache_core[23]: Access = 13787, Miss = 13728, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 6133
	L1D_cache_core[24]: Access = 13151, Miss = 12985, Miss_rate = 0.987, Pending_hits = 114, Reservation_fails = 13445
	L1D_cache_core[25]: Access = 13324, Miss = 13282, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 9883
	L1D_cache_core[26]: Access = 13192, Miss = 13030, Miss_rate = 0.988, Pending_hits = 96, Reservation_fails = 12522
	L1D_cache_core[27]: Access = 13567, Miss = 13489, Miss_rate = 0.994, Pending_hits = 48, Reservation_fails = 8894
	L1D_cache_core[28]: Access = 13182, Miss = 13054, Miss_rate = 0.990, Pending_hits = 84, Reservation_fails = 14249
	L1D_cache_core[29]: Access = 13344, Miss = 13269, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 10259
	L1D_cache_core[30]: Access = 13057, Miss = 13057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13251
	L1D_cache_core[31]: Access = 12800, Miss = 12800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13172
	L1D_cache_core[32]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15331
	L1D_cache_core[33]: Access = 12437, Miss = 12437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14873
	L1D_cache_core[34]: Access = 12066, Miss = 12066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12340
	L1D_cache_core[35]: Access = 12297, Miss = 12297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17083
	L1D_cache_core[36]: Access = 12816, Miss = 12816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11262
	L1D_cache_core[37]: Access = 12889, Miss = 12889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12499
	L1D_cache_core[38]: Access = 13264, Miss = 13264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13926
	L1D_cache_core[39]: Access = 12199, Miss = 12199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15376
	L1D_cache_core[40]: Access = 12635, Miss = 12635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14066
	L1D_cache_core[41]: Access = 12784, Miss = 12784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13663
	L1D_cache_core[42]: Access = 13078, Miss = 13078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10867
	L1D_cache_core[43]: Access = 13236, Miss = 13236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13402
	L1D_cache_core[44]: Access = 12952, Miss = 12952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9190
	L1D_cache_core[45]: Access = 12237, Miss = 12237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15185
	L1D_cache_core[46]: Access = 13140, Miss = 13140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7798
	L1D_cache_core[47]: Access = 13551, Miss = 13551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8218
	L1D_cache_core[48]: Access = 13253, Miss = 13253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8322
	L1D_cache_core[49]: Access = 12200, Miss = 12200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15202
	L1D_cache_core[50]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12192
	L1D_cache_core[51]: Access = 12555, Miss = 12555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12360
	L1D_cache_core[52]: Access = 13194, Miss = 13194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11725
	L1D_cache_core[53]: Access = 12164, Miss = 12164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[54]: Access = 12737, Miss = 12737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8257
	L1D_cache_core[55]: Access = 12866, Miss = 12866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15112
	L1D_cache_core[56]: Access = 13036, Miss = 13036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8343
	L1D_cache_core[57]: Access = 12194, Miss = 12194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14363
	L1D_cache_core[58]: Access = 12926, Miss = 12926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7777
	L1D_cache_core[59]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12057
	L1D_total_cache_accesses = 1177283
	L1D_total_cache_misses = 1054009
	L1D_total_cache_miss_rate = 0.8953
	L1D_total_cache_pending_hits = 35360
	L1D_total_cache_reservation_fails = 9393727
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 475810
	L1C_total_cache_misses = 9675
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 732125
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 1211065
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 869523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7207389
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 466135
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9675
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1211065
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 732125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2186338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4895844
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21372
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1952, 1563, 1898, 2008, 1296, 1507, 2143, 1563, 732, 1578, 1620, 1563, 1097, 1500, 1529, 1576, 1576, 1509, 1497, 1576, 1109, 1578, 1100, 1548, 1111, 1578, 1109, 1591, 1008, 1554, 1094, 1937, 1120, 988, 1120, 1853, 1133, 1382, 1552, 1221, 1120, 1230, 1515, 
gpgpu_n_tot_thrd_icount = 300316256
gpgpu_n_tot_w_icount = 9384883
gpgpu_n_stall_shd_mem = 17804279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 869522
gpgpu_n_mem_write_global = 186899
gpgpu_n_mem_texture = 732125
gpgpu_n_mem_const = 6006
gpgpu_n_load_insn  = 19956821
gpgpu_n_store_insn = 844005
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3727265
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9764349
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22603820	W0_Idle:6551209	W0_Scoreboard:83334377	W1:162447	W2:121789	W3:118877	W4:92097	W5:65695	W6:30827	W7:16388	W8:5225	W9:1705	W10:381	W11:268	W12:289	W13:176	W14:363	W15:232	W16:411	W17:1199	W18:1004	W19:3834	W20:3040	W21:6991	W22:9177	W23:8192	W24:8424	W25:8983	W26:6442	W27:3772	W28:1789	W29:425	W30:158	W31:0	W32:8704394
Warp Occupancy Distribution:
Stall:18944297	W0_Idle:3886969	W0_Scoreboard:33851059	W1:162447	W2:121789	W3:118877	W4:92097	W5:65695	W6:30827	W7:16388	W8:5225	W9:1705	W10:381	W11:268	W12:289	W13:176	W14:363	W15:232	W16:411	W17:1199	W18:1004	W19:3834	W20:3040	W21:6991	W22:9177	W23:8192	W24:8424	W25:8983	W26:6442	W27:3772	W28:1789	W29:425	W30:158	W31:0	W32:3551979
Warp Occupancy Distribution:
Stall:3659523	W0_Idle:2664240	W0_Scoreboard:49483318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5152415
warp_utilization0: 0.077005
warp_utilization1: 0.069483
warp_utilization2: 0.084522
traffic_breakdown_coretomem[CONST_ACC_R] = 48048 {8:6006,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6956176 {8:869522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9589880 {40:161005,72:5811,136:20083,}
traffic_breakdown_coretomem[INST_ACC_R] = 22400 {8:2800,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5857000 {8:732125,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432432 {72:6006,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 118211880 {136:869205,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1494832 {8:186854,}
traffic_breakdown_memtocore[INST_ACC_R] = 380800 {136:2800,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 99569000 {136:732125,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4799 
averagemflatency = 615 
averagemflatency_1 = 659 
averagemflatency_2= 566 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4256 
max_icnt2sh_latency = 1016990 
mrq_lat_table:437455 	19675 	23675 	48318 	131034 	138119 	119768 	65465 	15607 	1309 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5978 	20936 	47155 	132152 	568461 	813201 	202764 	3518 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	240516 	69275 	96895 	183011 	313484 	451426 	385188 	56260 	1264 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	66198 	1384078 	154605 	2445 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	63039 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	294 	1733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5485      6647     12311     11144 
dram[1]:      7446      8225      3363      3712      5300      6747      5246     10778      6601      7921      3707      4619      5552      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      3879      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      3898      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      3166      3600      5513      9038      7348      6251      7518      4938      4366      7251      4727     10684      7456 
average row accesses per activate:
dram[0]:  1.506043  1.486142  1.579580  1.557071  1.671143  1.669210  1.541326  1.555641  1.642300  1.649097  1.615829  1.605803  1.435085  1.447524  1.439101  1.430376 
dram[1]:  1.501879  1.509974  1.576305  1.553502  1.646015  1.624780  1.564484  1.533874  1.622761  1.631859  1.610876  1.622283  1.438907  1.424675  1.447479  1.427795 
dram[2]:  1.487040  1.515710  1.576819  1.550194  1.674431  1.652508  1.545651  1.558820  1.622849  1.639400  1.609178  1.611768  1.452443  1.459003  1.419424  1.434367 
dram[3]:  1.491056  1.498184  1.541955  1.583090  1.648098  1.659228  1.530510  1.551489  1.640448  1.635911  1.608985  1.615808  1.442317  1.428271  1.424579  1.451396 
dram[4]:  1.485792  1.491168  1.550238  1.567970  1.692613  1.658124  1.555246  1.558592  1.611147  1.621812  1.598202  1.631371  1.435541  1.439933  1.417837  1.426963 
dram[5]:  1.496135  1.497600  1.559957  1.550574  1.662704  1.674990  1.547158  1.531744  1.628667  1.634746  1.612882  1.617168  1.437821  1.438162  1.440746  1.438934 
average row locality = 1000428/643411 = 1.554882
average row locality_1 = 570685/347634 = 1.641626
average row locality_2 = 429743/295777 = 1.452929
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8248      8262      8036      7903      9612      9665     10721     10602     10360     10146      9834      9834      8646      8614      8544      8494 
dram[1]:      8323      8223      7960      7965      9514      9554     10398     10377     10051     10042      9882      9920      8722      8676      8532      8560 
dram[2]:      8240      8148      7996      8038      9560      9579     10623     10647     10240     10326      9719      9710      8646      8600      8472      8442 
dram[3]:      8187      8174      7921      7905      9609      9760     10358     10260     10044     10177      9878      9833      8823      8728      8611      8513 
dram[4]:      8299      8201      8033      7958      9714      9836     10713     10542     10309     10301      9821      9744      8754      8544      8479      8493 
dram[5]:      8229      8247      7996      7994      9602      9648     10400     10277     10011     10207     10003      9839      8751      8723      8549      8465 
total reads: 882669
bank skew: 10721/7903 = 1.36
chip skew: 147741/146699 = 1.01
number of total write accesses:
dram[0]:       475       478       767       773      2584      2587      1531      1532      2266      2181      1905      1898       230       213       105       114 
dram[1]:       469       482       768       775      2548      2445      1575      1532      2269      2210      1908      1875       228       204       108       111 
dram[2]:       480       487       779       764      2588      2481      1532      1504      2303      2240      1888      1877       211       119       107       114 
dram[3]:       482       487       771       783      2610      2583      1531      1567      2261      2305      1977      1922       216       113       106       117 
dram[4]:       485       494       777       785      2659      2522      1561      1548      2150      2161      1913      1842       221       110       106       123 
dram[5]:       480       490       785       790      2707      2561      1575      1545      2204      2294      1992      1879       221       103       107       124 
total reads: 117765
bank skew: 2707/103 = 26.28
chip skew: 19857/19457 = 1.02
average mf latency per bank:
dram[0]:        736       728       726       713      1185      1202      1518      1501      1235      1249      1317      1322      1234      1207       889       871
dram[1]:        685       649       672       654      1086      1144      1382      1367      1196      1179      1251      1229      1115      1087       749       746
dram[2]:        717       735       718       726      1201      1258      1474      1520      1232      1249      1345      1341      1237      1595       878       885
dram[3]:        661       686       647       680      1094      1160      1351      1406      1164      1198      1236      1248      1080      1109       753       758
dram[4]:        750       745       735       743      1205      1269      1510      1546      1276      1269      1363      1331      1275      1231       911       899
dram[5]:        653       679       662       684      1105      1188      1359      1434      1189      1205      1241      1254      1081      1102       744       750
maximum mf latency per bank:
dram[0]:       4083      3656      4017      3420      4210      3853      4179      4095      3868      4637      4149      4502      3528      4224      3355      3343
dram[1]:       3802      3956      4179      4585      3287      3343      3311      3721      3642      3470      4353      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      3658      4111      3989      4080      3113      3987      3686      3904      4186      4100      3492      3213      3084
dram[3]:       4290      3124      3256      3450      3150      3706      2687      3225      3537      4469      4291      3863      3516      3871      3530      4056
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3531      4283      3522      3946      3377      2702      3703      4184      3758      3347      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=804489 n_act=107251 n_pre=107235 n_req=160687 n_req_1=39358 n_req_2=121329 n_req_3=0 n_rd=295042 n_write=28410 bw_util=0.4626 bw_util_1=0.1042 bw_util_2=0.3584 bw_util_3=0 blp=5.433356 blp_1= 2.081617 blp_2= 3.861297 blp_3= -nan
 n_activity=1250116 dram_eff=0.4968 dram_eff_1=0.1119 dram_eff_2=0.3848 dram_eff_3=0
bk0: 16496a 1044414i bk1: 16524a 1037793i bk2: 16072a 1022918i bk3: 15806a 1024980i bk4: 19224a 819532i bk5: 19330a 810064i bk6: 21442a 846586i bk7: 21204a 839920i bk8: 20720a 851574i bk9: 20292a 863437i bk10: 19668a 881314i bk11: 19668a 874962i bk12: 17292a 1017323i bk13: 17228a 1019957i bk14: 17088a 1024018i bk15: 16988a 1017775i 
bw_dist = 0.104	0.358	0.000	0.469	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=806585 n_act=107097 n_pre=107081 n_req=159760 n_req_1=38013 n_req_2=121747 n_req_3=0 n_rd=293396 n_write=28268 bw_util=0.46 bw_util_1=0.1006 bw_util_2=0.3595 bw_util_3=0 blp=5.345863 blp_1= 2.023779 blp_2= 3.829221 blp_3= -nan
 n_activity=1248881 dram_eff=0.4945 dram_eff_1=0.1081 dram_eff_2=0.3864 dram_eff_3=0
bk0: 16646a 1042157i bk1: 16446a 1044222i bk2: 15920a 1032642i bk3: 15930a 1025251i bk4: 19028a 837259i bk5: 19108a 827144i bk6: 20796a 860906i bk7: 20754a 855049i bk8: 20102a 862749i bk9: 20084a 862092i bk10: 19764a 885895i bk11: 19838a 881561i bk12: 17444a 1018229i bk13: 17352a 1017921i bk14: 17064a 1028697i bk15: 17120a 1018134i 
bw_dist = 0.101	0.359	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.86891
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=806479 n_act=106896 n_pre=106880 n_req=159988 n_req_1=38563 n_req_2=121425 n_req_3=0 n_rd=293972 n_write=28200 bw_util=0.4607 bw_util_1=0.1021 bw_util_2=0.3586 bw_util_3=0 blp=5.429906 blp_1= 2.055940 blp_2= 3.873994 blp_3= -nan
 n_activity=1248008 dram_eff=0.4956 dram_eff_1=0.1099 dram_eff_2=0.3857 dram_eff_3=0
bk0: 16480a 1040234i bk1: 16296a 1043034i bk2: 15992a 1023216i bk3: 16076a 1016659i bk4: 19120a 822348i bk5: 19158a 818035i bk6: 21246a 850730i bk7: 21294a 843048i bk8: 20480a 852893i bk9: 20652a 846680i bk10: 19438a 885397i bk11: 19420a 881061i bk12: 17292a 1021262i bk13: 17200a 1029541i bk14: 16944a 1022109i bk15: 16884a 1019357i 
bw_dist = 0.102	0.359	0.000	0.469	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.41178
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=805670 n_act=107261 n_pre=107245 n_req=160015 n_req_1=38288 n_req_2=121727 n_req_3=0 n_rd=293562 n_write=28689 bw_util=0.4604 bw_util_1=0.101 bw_util_2=0.3594 bw_util_3=0 blp=5.309487 blp_1= 2.026404 blp_2= 3.800641 blp_3= -nan
 n_activity=1256054 dram_eff=0.4921 dram_eff_1=0.108 dram_eff_2=0.3841 dram_eff_3=0
bk0: 16374a 1045680i bk1: 16348a 1044039i bk2: 15842a 1032342i bk3: 15810a 1030479i bk4: 19218a 828573i bk5: 19520a 820743i bk6: 20716a 864143i bk7: 20520a 857324i bk8: 20088a 871539i bk9: 20354a 858033i bk10: 19756a 877453i bk11: 19666a 879105i bk12: 17646a 1019998i bk13: 17456a 1027455i bk14: 17222a 1024353i bk15: 17026a 1023576i 
bw_dist = 0.101	0.359	0.000	0.475	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.96977
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=803451 n_act=107630 n_pre=107614 n_req=160710 n_req_1=39367 n_req_2=121343 n_req_3=0 n_rd=295482 n_write=28250 bw_util=0.463 bw_util_1=0.1046 bw_util_2=0.3584 bw_util_3=0 blp=5.448496 blp_1= 2.066128 blp_2= 3.867986 blp_3= -nan
 n_activity=1247480 dram_eff=0.4982 dram_eff_1=0.1125 dram_eff_2=0.3857 dram_eff_3=0
bk0: 16598a 1036683i bk1: 16402a 1037661i bk2: 16066a 1020475i bk3: 15916a 1020080i bk4: 19428a 818546i bk5: 19672a 811466i bk6: 21426a 847763i bk7: 21084a 837724i bk8: 20618a 855127i bk9: 20602a 854895i bk10: 19642a 882686i bk11: 19488a 882467i bk12: 17508a 1013914i bk13: 17088a 1030399i bk14: 16958a 1023101i bk15: 16986a 1013063i 
bw_dist = 0.105	0.358	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.51717
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342427 n_nop=805277 n_act=107280 n_pre=107264 n_req=160183 n_req_1=38491 n_req_2=121692 n_req_3=0 n_rd=293874 n_write=28732 bw_util=0.4609 bw_util_1=0.1015 bw_util_2=0.3594 bw_util_3=0 blp=5.352591 blp_1= 2.046632 blp_2= 3.813426 blp_3= -nan
 n_activity=1251637 dram_eff=0.4944 dram_eff_1=0.1089 dram_eff_2=0.3854 dram_eff_3=0
bk0: 16458a 1047395i bk1: 16494a 1042006i bk2: 15992a 1029527i bk3: 15988a 1024292i bk4: 19204a 818655i bk5: 19296a 820742i bk6: 20800a 860245i bk7: 20554a 855335i bk8: 20022a 872096i bk9: 20406a 852787i bk10: 20006a 875646i bk11: 19678a 881411i bk12: 17502a 1018231i bk13: 17446a 1027428i bk14: 17098a 1026864i bk15: 16930a 1022113i 
bw_dist = 0.102	0.359	0.000	0.471	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150753, Miss = 74001, Miss_rate = 0.491, Pending_hits = 2245, Reservation_fails = 40471
L2_cache_bank[1]: Access = 150378, Miss = 73522, Miss_rate = 0.489, Pending_hits = 2189, Reservation_fails = 40748
L2_cache_bank[2]: Access = 148601, Miss = 73382, Miss_rate = 0.494, Pending_hits = 2184, Reservation_fails = 24466
L2_cache_bank[3]: Access = 148361, Miss = 73320, Miss_rate = 0.494, Pending_hits = 2229, Reservation_fails = 23765
L2_cache_bank[4]: Access = 150741, Miss = 73497, Miss_rate = 0.488, Pending_hits = 2279, Reservation_fails = 38635
L2_cache_bank[5]: Access = 152455, Miss = 73498, Miss_rate = 0.482, Pending_hits = 2357, Reservation_fails = 41075
L2_cache_bank[6]: Access = 147956, Miss = 73432, Miss_rate = 0.496, Pending_hits = 2259, Reservation_fails = 23782
L2_cache_bank[7]: Access = 148481, Miss = 73351, Miss_rate = 0.494, Pending_hits = 2209, Reservation_fails = 32042
L2_cache_bank[8]: Access = 150835, Miss = 74122, Miss_rate = 0.491, Pending_hits = 2266, Reservation_fails = 43845
L2_cache_bank[9]: Access = 151130, Miss = 73621, Miss_rate = 0.487, Pending_hits = 2311, Reservation_fails = 43219
L2_cache_bank[10]: Access = 148369, Miss = 73545, Miss_rate = 0.496, Pending_hits = 2168, Reservation_fails = 24754
L2_cache_bank[11]: Access = 149070, Miss = 73404, Miss_rate = 0.492, Pending_hits = 2322, Reservation_fails = 29801
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150753, Miss = 74001 (0.491), PendingHit = 2245 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150378, Miss = 73522 (0.489), PendingHit = 2189 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148601, Miss = 73382 (0.494), PendingHit = 2184 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148361, Miss = 73320 (0.494), PendingHit = 2229 (0.015)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150741, Miss = 73497 (0.488), PendingHit = 2279 (0.0151)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152455, Miss = 73498 (0.482), PendingHit = 2357 (0.0155)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147956, Miss = 73432 (0.496), PendingHit = 2259 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148481, Miss = 73351 (0.494), PendingHit = 2209 (0.0149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150835, Miss = 74122 (0.491), PendingHit = 2266 (0.015)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151130, Miss = 73621 (0.487), PendingHit = 2311 (0.0153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148369, Miss = 73545 (0.496), PendingHit = 2168 (0.0146)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149070, Miss = 73404 (0.492), PendingHit = 2322 (0.0156)
L2 Cache Total Miss Rate = 0.491
Stream 1: L2 Cache Miss Rate = 0.489
Stream 2: L2 Cache Miss Rate = 0.493
Stream 1: Accesses  = 944277
Stream 1: Misses  = 461979
Stream 2: Accesses  = 852853
Stream 2: Misses  = 420716
Stream 1+2: Accesses  = 1797130
Stream 1+2: Misses  = 882695
Total Accesses  = 1797130
MPKI-CORES
CORE_L2MPKI_0	32.698
CORE_L2MPKI_1	36.501
CORE_L2MPKI_2	32.304
CORE_L2MPKI_3	36.623
CORE_L2MPKI_4	31.795
CORE_L2MPKI_5	33.095
CORE_L2MPKI_6	33.505
CORE_L2MPKI_7	34.870
CORE_L2MPKI_8	32.072
CORE_L2MPKI_9	35.768
CORE_L2MPKI_10	2.589
CORE_L2MPKI_11	2.620
CORE_L2MPKI_12	2.598
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.596
CORE_L2MPKI_15	2.612
CORE_L2MPKI_16	2.520
CORE_L2MPKI_17	2.642
CORE_L2MPKI_18	2.537
CORE_L2MPKI_19	2.558
CORE_L2MPKI_20	2.520
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.540
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.545
CORE_L2MPKI_25	2.566
CORE_L2MPKI_26	2.558
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.568
CORE_L2MPKI_29	2.562
CORE_L2MPKI_30	2.528
CORE_L2MPKI_31	2.632
CORE_L2MPKI_32	2.567
CORE_L2MPKI_33	2.569
CORE_L2MPKI_34	2.624
CORE_L2MPKI_35	2.724
CORE_L2MPKI_36	2.597
CORE_L2MPKI_37	2.581
CORE_L2MPKI_38	2.527
CORE_L2MPKI_39	2.611
CORE_L2MPKI_40	2.582
CORE_L2MPKI_41	2.579
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.584
CORE_L2MPKI_44	2.615
CORE_L2MPKI_45	2.626
CORE_L2MPKI_46	2.548
CORE_L2MPKI_47	2.547
CORE_L2MPKI_48	2.539
CORE_L2MPKI_49	2.661
CORE_L2MPKI_50	2.573
CORE_L2MPKI_51	2.545
CORE_L2MPKI_52	2.505
CORE_L2MPKI_53	2.633
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.571
CORE_L2MPKI_56	2.572
CORE_L2MPKI_57	2.566
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.524
Avg_MPKI_Stream1= 13.025
Avg_MPKI_Stream2= 2.580
MISSES-CORES
CORE_MISSES_0	18154
CORE_MISSES_1	18314
CORE_MISSES_2	17821
CORE_MISSES_3	18274
CORE_MISSES_4	18000
CORE_MISSES_5	16798
CORE_MISSES_6	18307
CORE_MISSES_7	18166
CORE_MISSES_8	17116
CORE_MISSES_9	17172
CORE_MISSES_10	13678
CORE_MISSES_11	14958
CORE_MISSES_12	14450
CORE_MISSES_13	13710
CORE_MISSES_14	13893
CORE_MISSES_15	14200
CORE_MISSES_16	13178
CORE_MISSES_17	14642
CORE_MISSES_18	12834
CORE_MISSES_19	14347
CORE_MISSES_20	13483
CORE_MISSES_21	14293
CORE_MISSES_22	13574
CORE_MISSES_23	15342
CORE_MISSES_24	14227
CORE_MISSES_25	14593
CORE_MISSES_26	14331
CORE_MISSES_27	15180
CORE_MISSES_28	14392
CORE_MISSES_29	14552
CORE_MISSES_30	14068
CORE_MISSES_31	14310
CORE_MISSES_32	14224
CORE_MISSES_33	13583
CORE_MISSES_34	13494
CORE_MISSES_35	14124
CORE_MISSES_36	14170
CORE_MISSES_37	14142
CORE_MISSES_38	14261
CORE_MISSES_39	13565
CORE_MISSES_40	13843
CORE_MISSES_41	13968
CORE_MISSES_42	14414
CORE_MISSES_43	14487
CORE_MISSES_44	14443
CORE_MISSES_45	13584
CORE_MISSES_46	14266
CORE_MISSES_47	14707
CORE_MISSES_48	14296
CORE_MISSES_49	13823
CORE_MISSES_50	14254
CORE_MISSES_51	13635
CORE_MISSES_52	14107
CORE_MISSES_53	13590
CORE_MISSES_54	13705
CORE_MISSES_55	14040
CORE_MISSES_56	14272
CORE_MISSES_57	13303
CORE_MISSES_58	14109
CORE_MISSES_59	13929
L2_MISSES = 882695
L2_total_cache_accesses = 1797130
L2_total_cache_misses = 882695
L2_total_cache_miss_rate = 0.4912
L2_total_cache_pending_hits = 27018
L2_total_cache_reservation_fails = 406603
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 289750
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4752
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 683
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 571
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6686
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 632235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19344
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 80546
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 76780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28868
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4519
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8225522
icnt_total_pkts_simt_to_mem=2050311
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.4748
gpu_ipc_2 =     266.4053
gpu_tot_sim_cycle_stream_1 = 1133710
gpu_tot_sim_cycle_stream_2 = 1132662
gpu_sim_insn_1 = 7340581
gpu_sim_insn_2 = 301747120
gpu_sim_cycle = 1133717
gpu_sim_insn = 309087701
gpu_ipc =     272.6322
gpu_tot_sim_cycle = 1133717
gpu_tot_sim_insn = 309087701
gpu_tot_ipc =     272.6322
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5949239
gpu_stall_icnt2sh    = 9797750
gpu_total_sim_rate=200706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5432679
	L1I_total_cache_misses = 23079
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 59316, Miss = 46829, Miss_rate = 0.789, Pending_hits = 3707, Reservation_fails = 984850
	L1D_cache_core[1]: Access = 60362, Miss = 47357, Miss_rate = 0.785, Pending_hits = 3850, Reservation_fails = 990747
	L1D_cache_core[2]: Access = 57803, Miss = 45764, Miss_rate = 0.792, Pending_hits = 3579, Reservation_fails = 967183
	L1D_cache_core[3]: Access = 56969, Miss = 45453, Miss_rate = 0.798, Pending_hits = 3637, Reservation_fails = 977558
	L1D_cache_core[4]: Access = 59703, Miss = 46626, Miss_rate = 0.781, Pending_hits = 3758, Reservation_fails = 988415
	L1D_cache_core[5]: Access = 54995, Miss = 43605, Miss_rate = 0.793, Pending_hits = 3602, Reservation_fails = 948251
	L1D_cache_core[6]: Access = 59025, Miss = 46508, Miss_rate = 0.788, Pending_hits = 3694, Reservation_fails = 997972
	L1D_cache_core[7]: Access = 60356, Miss = 47477, Miss_rate = 0.787, Pending_hits = 3852, Reservation_fails = 985107
	L1D_cache_core[8]: Access = 55595, Miss = 43875, Miss_rate = 0.789, Pending_hits = 3545, Reservation_fails = 954248
	L1D_cache_core[9]: Access = 55492, Miss = 44036, Miss_rate = 0.794, Pending_hits = 3333, Reservation_fails = 959386
	L1D_cache_core[10]: Access = 15298, Miss = 14429, Miss_rate = 0.943, Pending_hits = 174, Reservation_fails = 28122
	L1D_cache_core[11]: Access = 15596, Miss = 14934, Miss_rate = 0.958, Pending_hits = 113, Reservation_fails = 24469
	L1D_cache_core[12]: Access = 17311, Miss = 15734, Miss_rate = 0.909, Pending_hits = 220, Reservation_fails = 30444
	L1D_cache_core[13]: Access = 15419, Miss = 14380, Miss_rate = 0.933, Pending_hits = 143, Reservation_fails = 33625
	L1D_cache_core[14]: Access = 15419, Miss = 14543, Miss_rate = 0.943, Pending_hits = 182, Reservation_fails = 24213
	L1D_cache_core[15]: Access = 15622, Miss = 14649, Miss_rate = 0.938, Pending_hits = 101, Reservation_fails = 28914
	L1D_cache_core[16]: Access = 15778, Miss = 14644, Miss_rate = 0.928, Pending_hits = 200, Reservation_fails = 29995
	L1D_cache_core[17]: Access = 15514, Miss = 14651, Miss_rate = 0.944, Pending_hits = 128, Reservation_fails = 26150
	L1D_cache_core[18]: Access = 14319, Miss = 13664, Miss_rate = 0.954, Pending_hits = 168, Reservation_fails = 24024
	L1D_cache_core[19]: Access = 15812, Miss = 14965, Miss_rate = 0.946, Pending_hits = 133, Reservation_fails = 22222
	L1D_cache_core[20]: Access = 14437, Miss = 14198, Miss_rate = 0.983, Pending_hits = 114, Reservation_fails = 17517
	L1D_cache_core[21]: Access = 14170, Miss = 14088, Miss_rate = 0.994, Pending_hits = 60, Reservation_fails = 12232
	L1D_cache_core[22]: Access = 14327, Miss = 14031, Miss_rate = 0.979, Pending_hits = 120, Reservation_fails = 16996
	L1D_cache_core[23]: Access = 15168, Miss = 15109, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 7903
	L1D_cache_core[24]: Access = 14672, Miss = 14506, Miss_rate = 0.989, Pending_hits = 114, Reservation_fails = 14642
	L1D_cache_core[25]: Access = 14617, Miss = 14575, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 13035
	L1D_cache_core[26]: Access = 14783, Miss = 14621, Miss_rate = 0.989, Pending_hits = 96, Reservation_fails = 13550
	L1D_cache_core[27]: Access = 14867, Miss = 14789, Miss_rate = 0.995, Pending_hits = 48, Reservation_fails = 12665
	L1D_cache_core[28]: Access = 14789, Miss = 14661, Miss_rate = 0.991, Pending_hits = 84, Reservation_fails = 14419
	L1D_cache_core[29]: Access = 14663, Miss = 14588, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 13019
	L1D_cache_core[30]: Access = 14625, Miss = 14625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13325
	L1D_cache_core[31]: Access = 14181, Miss = 14181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15081
	L1D_cache_core[32]: Access = 14521, Miss = 14521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16831
	L1D_cache_core[33]: Access = 13818, Miss = 13818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17721
	L1D_cache_core[34]: Access = 13370, Miss = 13370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13709
	L1D_cache_core[35]: Access = 13871, Miss = 13871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17503
	L1D_cache_core[36]: Access = 14530, Miss = 14530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11305
	L1D_cache_core[37]: Access = 14271, Miss = 14271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14627
	L1D_cache_core[38]: Access = 14602, Miss = 14602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15419
	L1D_cache_core[39]: Access = 13582, Miss = 13582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16023
	L1D_cache_core[40]: Access = 14022, Miss = 14022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16402
	L1D_cache_core[41]: Access = 14047, Miss = 14047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16458
	L1D_cache_core[42]: Access = 14486, Miss = 14486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12083
	L1D_cache_core[43]: Access = 14639, Miss = 14639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14742
	L1D_cache_core[44]: Access = 14495, Miss = 14495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11042
	L1D_cache_core[45]: Access = 13458, Miss = 13458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17159
	L1D_cache_core[46]: Access = 14704, Miss = 14704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8605
	L1D_cache_core[47]: Access = 14934, Miss = 14934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9460
	L1D_cache_core[48]: Access = 14270, Miss = 14270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11434
	L1D_cache_core[49]: Access = 13782, Miss = 13782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15202
	L1D_cache_core[50]: Access = 14403, Miss = 14403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14505
	L1D_cache_core[51]: Access = 14099, Miss = 14099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12985
	L1D_cache_core[52]: Access = 14720, Miss = 14720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12283
	L1D_cache_core[53]: Access = 13323, Miss = 13323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18403
	L1D_cache_core[54]: Access = 14426, Miss = 14426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8257
	L1D_cache_core[55]: Access = 14131, Miss = 14131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18167
	L1D_cache_core[56]: Access = 14661, Miss = 14661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8421
	L1D_cache_core[57]: Access = 13415, Miss = 13415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17162
	L1D_cache_core[58]: Access = 14497, Miss = 14497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8044
	L1D_cache_core[59]: Access = 14019, Miss = 14019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15960
	L1D_total_cache_accesses = 1308099
	L1D_total_cache_misses = 1175191
	L1D_total_cache_miss_rate = 0.8984
	L1D_total_cache_pending_hits = 38857
	L1D_total_cache_reservation_fails = 10580191
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 522912
	L1C_total_cache_misses = 9912
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 813857
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 1345243
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8306832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 513000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9912
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1345243
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 813857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2273359
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5409600
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23079
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1952, 1563, 1967, 2008, 1552, 1507, 2441, 1563, 977, 1578, 1841, 1563, 1297, 1500, 1703, 1576, 1734, 1509, 1631, 1576, 1205, 1578, 1188, 1548, 1165, 1578, 1153, 1591, 1058, 1563, 1128, 2021, 1149, 1120, 1126, 2010, 1134, 1591, 1552, 1518, 1120, 1496, 1515, 
gpgpu_n_tot_thrd_icount = 331892160
gpgpu_n_tot_w_icount = 10371630
gpgpu_n_stall_shd_mem = 20003708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 977900
gpgpu_n_mem_write_global = 199719
gpgpu_n_mem_texture = 813857
gpgpu_n_mem_const = 6180
gpgpu_n_load_insn  = 22155424
gpgpu_n_store_insn = 919185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 4066442
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11004221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25130325	W0_Idle:7025089	W0_Scoreboard:93354358	W1:164975	W2:125603	W3:123017	W4:95455	W5:67976	W6:32428	W7:17128	W8:5628	W9:1958	W10:520	W11:371	W12:374	W13:286	W14:524	W15:352	W16:522	W17:1537	W18:1486	W19:4642	W20:4085	W21:8322	W22:10535	W23:9519	W24:10935	W25:10806	W26:7573	W27:4266	W28:2500	W29:521	W30:427	W31:0	W32:9657477
Warp Occupancy Distribution:
Stall:21101516	W0_Idle:4047006	W0_Scoreboard:38119120	W1:164975	W2:125603	W3:123017	W4:95455	W5:67976	W6:32428	W7:17128	W8:5628	W9:1958	W10:520	W11:371	W12:374	W13:286	W14:524	W15:352	W16:522	W17:1537	W18:1486	W19:4642	W20:4085	W21:8322	W22:10535	W23:9519	W24:10935	W25:10806	W26:7573	W27:4266	W28:2500	W29:521	W30:427	W31:0	W32:3936551
Warp Occupancy Distribution:
Stall:4028809	W0_Idle:2978083	W0_Scoreboard:55235238	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5720926
warp_utilization0: 0.076329
warp_utilization1: 0.068477
warp_utilization2: 0.084177
traffic_breakdown_coretomem[CONST_ACC_R] = 49440 {8:6180,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7823200 {8:977900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10337624 {40:170947,72:6457,136:22315,}
traffic_breakdown_coretomem[INST_ACC_R] = 24560 {8:3070,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6510856 {8:813857,}
traffic_breakdown_memtocore[CONST_ACC_R] = 444960 {72:6180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 132951832 {136:977587,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1597216 {8:199652,}
traffic_breakdown_memtocore[INST_ACC_R] = 417520 {136:3070,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 110684552 {136:813857,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4998 
averagemflatency = 619 
averagemflatency_1 = 662 
averagemflatency_2= 570 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4576 
max_icnt2sh_latency = 1133716 
mrq_lat_table:486821 	21939 	26320 	53752 	147010 	154833 	133189 	72277 	17207 	1451 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6373 	22477 	51648 	145763 	626208 	910517 	230382 	3879 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	264307 	76508 	107272 	202884 	349318 	502504 	432154 	64326 	1391 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	71862 	1550758 	172297 	2697 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	10808 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	310 	1951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      3388      3712      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4522      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5054      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.519712  1.495859  1.573046  1.548521  1.673368  1.675959  1.545610  1.553278  1.629066  1.637201  1.605266  1.600866  1.439592  1.450868  1.454299  1.440920 
dram[1]:  1.513923  1.524011  1.571016  1.548673  1.652908  1.625314  1.568984  1.529785  1.620169  1.624700  1.604164  1.608965  1.449637  1.425817  1.463891  1.437631 
dram[2]:  1.497075  1.525601  1.578414  1.551046  1.682795  1.655905  1.547244  1.553105  1.613409  1.631956  1.603143  1.602681  1.457582  1.454464  1.433273  1.445966 
dram[3]:  1.496286  1.509196  1.534003  1.575130  1.651430  1.664436  1.534349  1.553177  1.626880  1.630458  1.606024  1.607675  1.452803  1.431673  1.438664  1.461833 
dram[4]:  1.498619  1.504421  1.542148  1.562829  1.696272  1.672184  1.552194  1.558313  1.602023  1.615493  1.590039  1.627279  1.438551  1.449267  1.435206  1.438428 
dram[5]:  1.503168  1.504854  1.558232  1.540638  1.663990  1.678151  1.547329  1.532900  1.624626  1.629765  1.606388  1.606762  1.443085  1.441219  1.454394  1.452999 
average row locality = 1114802/716327 = 1.556275
average row locality_1 = 637657/387643 = 1.644959
average row locality_2 = 477145/328684 = 1.451683
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9174      9201      9014      8880     10845     10872     11893     11757     11514     11357     10903     10912      9643      9635      9494      9413 
dram[1]:      9249      9158      8939      8945     10771     10850     11681     11595     11209     11200     10997     11006      9742      9693      9503      9441 
dram[2]:      9178      9101      8961      9018     10795     10859     11778     11826     11434     11512     10832     10798      9638      9622      9412      9325 
dram[3]:      9123      9124      8914      8875     10889     11049     11645     11512     11213     11379     11008     10897      9846      9767      9568      9384 
dram[4]:      9213      9140      9020      8926     10949     11094     11860     11708     11479     11504     10927     10810      9765      9570      9417      9409 
dram[5]:      9172      9205      8976      8933     10866     10981     11639     11545     11220     11392     11096     10947      9789      9769      9466      9386 
total reads: 985941
bank skew: 11893/8875 = 1.34
chip skew: 164791/163979 = 1.00
number of total write accesses:
dram[0]:       540       552       849       854      2890      2896      1662      1654      2408      2330      2021      2023       247       228       164       172 
dram[1]:       537       553       850       855      2844      2736      1704      1656      2415      2324      2024      1988       246       215       166       171 
dram[2]:       547       553       852       842      2908      2784      1666      1627      2451      2389      2022      1993       224       136       168       175 
dram[3]:       546       559       853       853      2912      2879      1644      1690      2417      2475      2110      2048       235       124       166       172 
dram[4]:       555       559       859       862      2974      2847      1686      1667      2300      2302      2035      1956       243       114       163       181 
dram[5]:       555       560       858       867      3020      2852      1716      1664      2357      2461      2131      2026       239       112       165       182 
total reads: 128862
bank skew: 3020/112 = 26.96
chip skew: 21765/21284 = 1.02
average mf latency per bank:
dram[0]:        734       727       748       735      1182      1197      1565      1557      1247      1263      1308      1311      1200      1176       868       853
dram[1]:        689       654       695       676      1090      1146      1447      1429      1205      1196      1240      1222      1084      1063       743       737
dram[2]:        712       744       731       755      1183      1270      1520      1605      1237      1283      1325      1352      1195      1545       852       875
dram[3]:        666       686       673       696      1096      1154      1415      1464      1175      1201      1225      1232      1052      1076       744       746
dram[4]:        748       741       758       753      1204      1266      1574      1594      1292      1277      1362      1321      1245      1200       891       878
dram[5]:        649       687       678       723      1091      1201      1409      1501      1196      1223      1224      1241      1048      1074       731       747
maximum mf latency per bank:
dram[0]:       4083      3902      4017      3420      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3355      3343
dram[1]:       3802      3956      4179      4585      3287      3343      3311      3721      3642      3470      4353      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      4075      4111      3989      4080      3540      3987      3686      3904      4186      4100      3492      3213      3216
dram[3]:       4290      3124      4030      3450      3150      3706      2740      3225      4053      4469      4291      4103      3516      3871      3530      4056
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3377      2702      3703      4184      3758      4132      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897882 n_act=119294 n_pre=119278 n_req=179004 n_req_1=44196 n_req_2=134808 n_req_3=0 n_rd=329014 n_write=31038 bw_util=0.4625 bw_util_1=0.1053 bw_util_2=0.3572 bw_util_3=0 blp=5.399796 blp_1= 2.078220 blp_2= 3.843796 blp_3= -nan
 n_activity=1393411 dram_eff=0.4967 dram_eff_1=0.1131 dram_eff_2=0.3836 dram_eff_3=0
bk0: 18348a 1165491i bk1: 18402a 1158435i bk2: 18028a 1138265i bk3: 17760a 1138529i bk4: 21690a 912296i bk5: 21744a 901610i bk6: 23786a 951473i bk7: 23514a 944740i bk8: 23028a 958891i bk9: 22714a 969137i bk10: 21806a 990910i bk11: 21824a 983848i bk12: 19286a 1136404i bk13: 19270a 1138093i bk14: 18988a 1140716i bk15: 18826a 1134960i 
bw_dist = 0.105	0.357	0.000	0.469	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.38615
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=899265 n_act=119240 n_pre=119225 n_req=178298 n_req_1=43008 n_req_2=135290 n_req_3=0 n_rd=327956 n_write=30820 bw_util=0.4609 bw_util_1=0.1025 bw_util_2=0.3583 bw_util_3=0 blp=5.329706 blp_1= 2.027620 blp_2= 3.820374 blp_3= -nan
 n_activity=1392485 dram_eff=0.4953 dram_eff_1=0.1102 dram_eff_2=0.3851 dram_eff_3=0
bk0: 18498a 1162693i bk1: 18316a 1164331i bk2: 17878a 1148593i bk3: 17890a 1138910i bk4: 21542a 929255i bk5: 21698a 915147i bk6: 23362a 960309i bk7: 23190a 955055i bk8: 22418a 969338i bk9: 22400a 971871i bk10: 21994a 994924i bk11: 22012a 989728i bk12: 19484a 1137740i bk13: 19386a 1135246i bk14: 19006a 1146124i bk15: 18882a 1135849i 
bw_dist = 0.103	0.358	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87423
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=899534 n_act=118984 n_pre=118968 n_req=178424 n_req_1=43514 n_req_2=134910 n_req_3=0 n_rd=328178 n_write=30842 bw_util=0.4611 bw_util_1=0.1037 bw_util_2=0.3574 bw_util_3=0 blp=5.411172 blp_1= 2.055414 blp_2= 3.865845 blp_3= -nan
 n_activity=1390804 dram_eff=0.4961 dram_eff_1=0.1116 dram_eff_2=0.3845 dram_eff_3=0
bk0: 18356a 1160679i bk1: 18202a 1161505i bk2: 17922a 1140313i bk3: 18036a 1131178i bk4: 21590a 916476i bk5: 21718a 905576i bk6: 23556a 956652i bk7: 23652a 945470i bk8: 22868a 959951i bk9: 23024a 949885i bk10: 21664a 990861i bk11: 21596a 987820i bk12: 19276a 1140529i bk13: 19244a 1144711i bk14: 18824a 1139871i bk15: 18650a 1135711i 
bw_dist = 0.104	0.357	0.000	0.468	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.37094
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897726 n_act=119551 n_pre=119537 n_req=178763 n_req_1=43491 n_req_2=135272 n_req_3=0 n_rd=328376 n_write=31316 bw_util=0.4617 bw_util_1=0.1034 bw_util_2=0.3583 bw_util_3=0 blp=5.293242 blp_1= 2.033413 blp_2= 3.787284 blp_3= -nan
 n_activity=1400329 dram_eff=0.4934 dram_eff_1=0.1105 dram_eff_2=0.3829 dram_eff_3=0
bk0: 18246a 1166086i bk1: 18248a 1162570i bk2: 17828a 1147078i bk3: 17750a 1146194i bk4: 21778a 918776i bk5: 22098a 911574i bk6: 23290a 966844i bk7: 23022a 958672i bk8: 22426a 976128i bk9: 22756a 962545i bk10: 22014a 984514i bk11: 21794a 988644i bk12: 19692a 1138913i bk13: 19530a 1145452i bk14: 19136a 1141038i bk15: 18768a 1142893i 
bw_dist = 0.103	0.358	0.000	0.474	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.966
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=896843 n_act=119614 n_pre=119598 n_req=179078 n_req_1=44256 n_req_2=134822 n_req_3=0 n_rd=329582 n_write=30869 bw_util=0.463 bw_util_1=0.1058 bw_util_2=0.3572 bw_util_3=0 blp=5.420977 blp_1= 2.058542 blp_2= 3.854639 blp_3= -nan
 n_activity=1389753 dram_eff=0.4985 dram_eff_1=0.1139 dram_eff_2=0.3846 dram_eff_3=0
bk0: 18426a 1156833i bk1: 18280a 1158389i bk2: 18040a 1134291i bk3: 17852a 1134976i bk4: 21898a 910008i bk5: 22188a 901688i bk6: 23720a 952755i bk7: 23416a 941734i bk8: 22958a 959557i bk9: 23008a 961543i bk10: 21854a 990514i bk11: 21620a 993703i bk12: 19530a 1131274i bk13: 19140a 1150441i bk14: 18834a 1141019i bk15: 18818a 1129534i 
bw_dist = 0.106	0.357	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.4776
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897040 n_act=119644 n_pre=119629 n_req=178999 n_req_1=43757 n_req_2=135242 n_req_3=0 n_rd=328760 n_write=31433 bw_util=0.4623 bw_util_1=0.104 bw_util_2=0.3583 bw_util_3=0 blp=5.332570 blp_1= 2.048656 blp_2= 3.799805 blp_3= -nan
 n_activity=1396853 dram_eff=0.4953 dram_eff_1=0.1114 dram_eff_2=0.3838 dram_eff_3=0
bk0: 18344a 1167785i bk1: 18410a 1160518i bk2: 17952a 1146117i bk3: 17866a 1138923i bk4: 21732a 911147i bk5: 21962a 908526i bk6: 23278a 962282i bk7: 23088a 955595i bk8: 22440a 977756i bk9: 22784a 956484i bk10: 22192a 982839i bk11: 21894a 986944i bk12: 19578a 1136026i bk13: 19536a 1144126i bk14: 18932a 1146110i bk15: 18772a 1139543i 
bw_dist = 0.104	0.358	0.000	0.471	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 167768, Miss = 82480, Miss_rate = 0.492, Pending_hits = 2440, Reservation_fails = 44117
L2_cache_bank[1]: Access = 167219, Miss = 82029, Miss_rate = 0.491, Pending_hits = 2445, Reservation_fails = 44593
L2_cache_bank[2]: Access = 165451, Miss = 82093, Miss_rate = 0.496, Pending_hits = 2413, Reservation_fails = 30456
L2_cache_bank[3]: Access = 165203, Miss = 81891, Miss_rate = 0.496, Pending_hits = 2451, Reservation_fails = 26174
L2_cache_bank[4]: Access = 167605, Miss = 82029, Miss_rate = 0.489, Pending_hits = 2487, Reservation_fails = 41099
L2_cache_bank[5]: Access = 169844, Miss = 82066, Miss_rate = 0.483, Pending_hits = 2568, Reservation_fails = 46858
L2_cache_bank[6]: Access = 164871, Miss = 82208, Miss_rate = 0.499, Pending_hits = 2523, Reservation_fails = 28531
L2_cache_bank[7]: Access = 165288, Miss = 81990, Miss_rate = 0.496, Pending_hits = 2429, Reservation_fails = 35993
L2_cache_bank[8]: Access = 167824, Miss = 82630, Miss_rate = 0.492, Pending_hits = 2495, Reservation_fails = 48010
L2_cache_bank[9]: Access = 168090, Miss = 82163, Miss_rate = 0.489, Pending_hits = 2525, Reservation_fails = 47339
L2_cache_bank[10]: Access = 165103, Miss = 82228, Miss_rate = 0.498, Pending_hits = 2370, Reservation_fails = 27684
L2_cache_bank[11]: Access = 166228, Miss = 82162, Miss_rate = 0.494, Pending_hits = 2548, Reservation_fails = 35622
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167768, Miss = 82480 (0.492), PendingHit = 2440 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167219, Miss = 82029 (0.491), PendingHit = 2445 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165451, Miss = 82093 (0.496), PendingHit = 2413 (0.0146)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165203, Miss = 81891 (0.496), PendingHit = 2451 (0.0148)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167605, Miss = 82029 (0.489), PendingHit = 2487 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 169844, Miss = 82066 (0.483), PendingHit = 2568 (0.0151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164871, Miss = 82208 (0.499), PendingHit = 2523 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165288, Miss = 81990 (0.496), PendingHit = 2429 (0.0147)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167824, Miss = 82630 (0.492), PendingHit = 2495 (0.0149)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 168090, Miss = 82163 (0.489), PendingHit = 2525 (0.015)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165103, Miss = 82228 (0.498), PendingHit = 2370 (0.0144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166228, Miss = 82162 (0.494), PendingHit = 2548 (0.0153)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1056456
Stream 1: Misses  = 518913
Stream 2: Accesses  = 944038
Stream 2: Misses  = 467056
Stream 1+2: Accesses  = 2000494
Stream 1+2: Misses  = 985969
Total Accesses  = 2000494
MPKI-CORES
CORE_L2MPKI_0	34.699
CORE_L2MPKI_1	38.556
CORE_L2MPKI_2	34.379
CORE_L2MPKI_3	38.564
CORE_L2MPKI_4	33.808
CORE_L2MPKI_5	35.349
CORE_L2MPKI_6	35.534
CORE_L2MPKI_7	37.016
CORE_L2MPKI_8	34.332
CORE_L2MPKI_9	38.023
CORE_L2MPKI_10	2.608
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.597
CORE_L2MPKI_13	2.572
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.602
CORE_L2MPKI_16	2.526
CORE_L2MPKI_17	2.632
CORE_L2MPKI_18	2.552
CORE_L2MPKI_19	2.573
CORE_L2MPKI_20	2.525
CORE_L2MPKI_21	2.596
CORE_L2MPKI_22	2.550
CORE_L2MPKI_23	2.607
CORE_L2MPKI_24	2.562
CORE_L2MPKI_25	2.572
CORE_L2MPKI_26	2.561
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.570
CORE_L2MPKI_29	2.570
CORE_L2MPKI_30	2.529
CORE_L2MPKI_31	2.624
CORE_L2MPKI_32	2.556
CORE_L2MPKI_33	2.569
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.707
CORE_L2MPKI_36	2.597
CORE_L2MPKI_37	2.571
CORE_L2MPKI_38	2.545
CORE_L2MPKI_39	2.598
CORE_L2MPKI_40	2.590
CORE_L2MPKI_41	2.576
CORE_L2MPKI_42	2.599
CORE_L2MPKI_43	2.584
CORE_L2MPKI_44	2.603
CORE_L2MPKI_45	2.615
CORE_L2MPKI_46	2.541
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.626
CORE_L2MPKI_49	2.636
CORE_L2MPKI_50	2.586
CORE_L2MPKI_51	2.534
CORE_L2MPKI_52	2.489
CORE_L2MPKI_53	2.618
CORE_L2MPKI_54	2.529
CORE_L2MPKI_55	2.565
CORE_L2MPKI_56	2.560
CORE_L2MPKI_57	2.560
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.534
Avg_MPKI_Stream1= 13.729
Avg_MPKI_Stream2= 2.579
MISSES-CORES
CORE_MISSES_0	20600
CORE_MISSES_1	20914
CORE_MISSES_2	20308
CORE_MISSES_3	20713
CORE_MISSES_4	20502
CORE_MISSES_5	19324
CORE_MISSES_6	20889
CORE_MISSES_7	20707
CORE_MISSES_8	19644
CORE_MISSES_9	19674
CORE_MISSES_10	15638
CORE_MISSES_11	16190
CORE_MISSES_12	16302
CORE_MISSES_13	15063
CORE_MISSES_14	15523
CORE_MISSES_15	15449
CORE_MISSES_16	15056
CORE_MISSES_17	15849
CORE_MISSES_18	14586
CORE_MISSES_19	15831
CORE_MISSES_20	15364
CORE_MISSES_21	15675
CORE_MISSES_22	15305
CORE_MISSES_23	16864
CORE_MISSES_24	15995
CORE_MISSES_25	16036
CORE_MISSES_26	16085
CORE_MISSES_27	16617
CORE_MISSES_28	16168
CORE_MISSES_29	16042
CORE_MISSES_30	15768
CORE_MISSES_31	15821
CORE_MISSES_32	15825
CORE_MISSES_33	15105
CORE_MISSES_34	15034
CORE_MISSES_35	15850
CORE_MISSES_36	16027
CORE_MISSES_37	15610
CORE_MISSES_38	15795
CORE_MISSES_39	15037
CORE_MISSES_40	15409
CORE_MISSES_41	15316
CORE_MISSES_42	16001
CORE_MISSES_43	16039
CORE_MISSES_44	16099
CORE_MISSES_45	14885
CORE_MISSES_46	15912
CORE_MISSES_47	16178
CORE_MISSES_48	15884
CORE_MISSES_49	15486
CORE_MISSES_50	15826
CORE_MISSES_51	15242
CORE_MISSES_52	15642
CORE_MISSES_53	14806
CORE_MISSES_54	15570
CORE_MISSES_55	15397
CORE_MISSES_56	15985
CORE_MISSES_57	14605
CORE_MISSES_58	15819
CORE_MISSES_59	15083
L2_MISSES = 985969
L2_total_cache_accesses = 2000494
L2_total_cache_misses = 985969
L2_total_cache_miss_rate = 0.4929
L2_total_cache_pending_hits = 29694
L2_total_cache_reservation_fails = 456476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 815413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 326733
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4851
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 705
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6922
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 702885
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21429
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 89543
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 85077
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32713
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2765
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 175
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5031
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9190762
icnt_total_pkts_simt_to_mem=2273847
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.4748
gpu_ipc_2 =     266.4053
gpu_tot_sim_cycle_stream_1 = 1133710
gpu_tot_sim_cycle_stream_2 = 1132662
gpu_sim_insn_1 = 7340581
gpu_sim_insn_2 = 301747120
gpu_sim_cycle = 1133717
gpu_sim_insn = 309087701
gpu_ipc =     272.6322
gpu_tot_sim_cycle = 1133717
gpu_tot_sim_insn = 309087701
gpu_tot_ipc =     272.6322
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5949239
gpu_stall_icnt2sh    = 9797750
gpu_total_sim_rate=200706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5432679
	L1I_total_cache_misses = 23079
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 59316, Miss = 46829, Miss_rate = 0.789, Pending_hits = 3707, Reservation_fails = 984850
	L1D_cache_core[1]: Access = 60362, Miss = 47357, Miss_rate = 0.785, Pending_hits = 3850, Reservation_fails = 990747
	L1D_cache_core[2]: Access = 57803, Miss = 45764, Miss_rate = 0.792, Pending_hits = 3579, Reservation_fails = 967183
	L1D_cache_core[3]: Access = 56969, Miss = 45453, Miss_rate = 0.798, Pending_hits = 3637, Reservation_fails = 977558
	L1D_cache_core[4]: Access = 59703, Miss = 46626, Miss_rate = 0.781, Pending_hits = 3758, Reservation_fails = 988415
	L1D_cache_core[5]: Access = 54995, Miss = 43605, Miss_rate = 0.793, Pending_hits = 3602, Reservation_fails = 948251
	L1D_cache_core[6]: Access = 59025, Miss = 46508, Miss_rate = 0.788, Pending_hits = 3694, Reservation_fails = 997972
	L1D_cache_core[7]: Access = 60356, Miss = 47477, Miss_rate = 0.787, Pending_hits = 3852, Reservation_fails = 985107
	L1D_cache_core[8]: Access = 55595, Miss = 43875, Miss_rate = 0.789, Pending_hits = 3545, Reservation_fails = 954248
	L1D_cache_core[9]: Access = 55492, Miss = 44036, Miss_rate = 0.794, Pending_hits = 3333, Reservation_fails = 959386
	L1D_cache_core[10]: Access = 15298, Miss = 14429, Miss_rate = 0.943, Pending_hits = 174, Reservation_fails = 28122
	L1D_cache_core[11]: Access = 15596, Miss = 14934, Miss_rate = 0.958, Pending_hits = 113, Reservation_fails = 24469
	L1D_cache_core[12]: Access = 17311, Miss = 15734, Miss_rate = 0.909, Pending_hits = 220, Reservation_fails = 30444
	L1D_cache_core[13]: Access = 15419, Miss = 14380, Miss_rate = 0.933, Pending_hits = 143, Reservation_fails = 33625
	L1D_cache_core[14]: Access = 15419, Miss = 14543, Miss_rate = 0.943, Pending_hits = 182, Reservation_fails = 24213
	L1D_cache_core[15]: Access = 15622, Miss = 14649, Miss_rate = 0.938, Pending_hits = 101, Reservation_fails = 28914
	L1D_cache_core[16]: Access = 15778, Miss = 14644, Miss_rate = 0.928, Pending_hits = 200, Reservation_fails = 29995
	L1D_cache_core[17]: Access = 15514, Miss = 14651, Miss_rate = 0.944, Pending_hits = 128, Reservation_fails = 26150
	L1D_cache_core[18]: Access = 14319, Miss = 13664, Miss_rate = 0.954, Pending_hits = 168, Reservation_fails = 24024
	L1D_cache_core[19]: Access = 15812, Miss = 14965, Miss_rate = 0.946, Pending_hits = 133, Reservation_fails = 22222
	L1D_cache_core[20]: Access = 14437, Miss = 14198, Miss_rate = 0.983, Pending_hits = 114, Reservation_fails = 17517
	L1D_cache_core[21]: Access = 14170, Miss = 14088, Miss_rate = 0.994, Pending_hits = 60, Reservation_fails = 12232
	L1D_cache_core[22]: Access = 14327, Miss = 14031, Miss_rate = 0.979, Pending_hits = 120, Reservation_fails = 16996
	L1D_cache_core[23]: Access = 15168, Miss = 15109, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 7903
	L1D_cache_core[24]: Access = 14672, Miss = 14506, Miss_rate = 0.989, Pending_hits = 114, Reservation_fails = 14642
	L1D_cache_core[25]: Access = 14617, Miss = 14575, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 13035
	L1D_cache_core[26]: Access = 14783, Miss = 14621, Miss_rate = 0.989, Pending_hits = 96, Reservation_fails = 13550
	L1D_cache_core[27]: Access = 14867, Miss = 14789, Miss_rate = 0.995, Pending_hits = 48, Reservation_fails = 12665
	L1D_cache_core[28]: Access = 14789, Miss = 14661, Miss_rate = 0.991, Pending_hits = 84, Reservation_fails = 14419
	L1D_cache_core[29]: Access = 14663, Miss = 14588, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 13019
	L1D_cache_core[30]: Access = 14625, Miss = 14625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13325
	L1D_cache_core[31]: Access = 14181, Miss = 14181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15081
	L1D_cache_core[32]: Access = 14521, Miss = 14521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16831
	L1D_cache_core[33]: Access = 13818, Miss = 13818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17721
	L1D_cache_core[34]: Access = 13370, Miss = 13370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13709
	L1D_cache_core[35]: Access = 13871, Miss = 13871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17503
	L1D_cache_core[36]: Access = 14530, Miss = 14530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11305
	L1D_cache_core[37]: Access = 14271, Miss = 14271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14627
	L1D_cache_core[38]: Access = 14602, Miss = 14602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15419
	L1D_cache_core[39]: Access = 13582, Miss = 13582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16023
	L1D_cache_core[40]: Access = 14022, Miss = 14022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16402
	L1D_cache_core[41]: Access = 14047, Miss = 14047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16458
	L1D_cache_core[42]: Access = 14486, Miss = 14486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12083
	L1D_cache_core[43]: Access = 14639, Miss = 14639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14742
	L1D_cache_core[44]: Access = 14495, Miss = 14495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11042
	L1D_cache_core[45]: Access = 13458, Miss = 13458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17159
	L1D_cache_core[46]: Access = 14704, Miss = 14704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8605
	L1D_cache_core[47]: Access = 14934, Miss = 14934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9460
	L1D_cache_core[48]: Access = 14270, Miss = 14270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11434
	L1D_cache_core[49]: Access = 13782, Miss = 13782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15202
	L1D_cache_core[50]: Access = 14403, Miss = 14403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14505
	L1D_cache_core[51]: Access = 14099, Miss = 14099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12985
	L1D_cache_core[52]: Access = 14720, Miss = 14720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12283
	L1D_cache_core[53]: Access = 13323, Miss = 13323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18403
	L1D_cache_core[54]: Access = 14426, Miss = 14426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8257
	L1D_cache_core[55]: Access = 14131, Miss = 14131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18167
	L1D_cache_core[56]: Access = 14661, Miss = 14661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8421
	L1D_cache_core[57]: Access = 13415, Miss = 13415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17162
	L1D_cache_core[58]: Access = 14497, Miss = 14497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8044
	L1D_cache_core[59]: Access = 14019, Miss = 14019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15960
	L1D_total_cache_accesses = 1308099
	L1D_total_cache_misses = 1175191
	L1D_total_cache_miss_rate = 0.8984
	L1D_total_cache_pending_hits = 38857
	L1D_total_cache_reservation_fails = 10580191
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 522912
	L1C_total_cache_misses = 9912
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 813857
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 1345243
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8306832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 513000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9912
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1345243
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 813857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2273359
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5409600
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23079
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2377, 1578, 1537, 1563, 1563, 1952, 1563, 1967, 2008, 1552, 1507, 2441, 1563, 977, 1578, 1841, 1563, 1297, 1500, 1703, 1576, 1734, 1509, 1631, 1576, 1205, 1578, 1188, 1548, 1165, 1578, 1153, 1591, 1058, 1563, 1128, 2021, 1149, 1120, 1126, 2010, 1134, 1591, 1552, 1518, 1120, 1496, 1515, 
gpgpu_n_tot_thrd_icount = 331892160
gpgpu_n_tot_w_icount = 10371630
gpgpu_n_stall_shd_mem = 20003708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 977900
gpgpu_n_mem_write_global = 199719
gpgpu_n_mem_texture = 813857
gpgpu_n_mem_const = 6180
gpgpu_n_load_insn  = 22155424
gpgpu_n_store_insn = 919185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 4066442
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11004221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25130325	W0_Idle:7025089	W0_Scoreboard:93354358	W1:164975	W2:125603	W3:123017	W4:95455	W5:67976	W6:32428	W7:17128	W8:5628	W9:1958	W10:520	W11:371	W12:374	W13:286	W14:524	W15:352	W16:522	W17:1537	W18:1486	W19:4642	W20:4085	W21:8322	W22:10535	W23:9519	W24:10935	W25:10806	W26:7573	W27:4266	W28:2500	W29:521	W30:427	W31:0	W32:9657477
Warp Occupancy Distribution:
Stall:21101516	W0_Idle:4047006	W0_Scoreboard:38119120	W1:164975	W2:125603	W3:123017	W4:95455	W5:67976	W6:32428	W7:17128	W8:5628	W9:1958	W10:520	W11:371	W12:374	W13:286	W14:524	W15:352	W16:522	W17:1537	W18:1486	W19:4642	W20:4085	W21:8322	W22:10535	W23:9519	W24:10935	W25:10806	W26:7573	W27:4266	W28:2500	W29:521	W30:427	W31:0	W32:3936551
Warp Occupancy Distribution:
Stall:4028809	W0_Idle:2978083	W0_Scoreboard:55235238	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5720926
warp_utilization0: 0.076329
warp_utilization1: 0.068477
warp_utilization2: 0.084177
traffic_breakdown_coretomem[CONST_ACC_R] = 49440 {8:6180,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7823200 {8:977900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10337624 {40:170947,72:6457,136:22315,}
traffic_breakdown_coretomem[INST_ACC_R] = 24560 {8:3070,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6510856 {8:813857,}
traffic_breakdown_memtocore[CONST_ACC_R] = 444960 {72:6180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 132951832 {136:977587,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1597216 {8:199652,}
traffic_breakdown_memtocore[INST_ACC_R] = 417520 {136:3070,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 110684552 {136:813857,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 4998 
averagemflatency = 619 
averagemflatency_1 = 662 
averagemflatency_2= 570 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 35 
max_icnt2mem_latency = 4576 
max_icnt2sh_latency = 1133716 
mrq_lat_table:486821 	21939 	26320 	53752 	147010 	154833 	133189 	72277 	17207 	1451 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6373 	22477 	51648 	145763 	626208 	910517 	230382 	3879 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	264307 	76508 	107272 	202884 	349318 	502504 	432154 	64326 	1391 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	71862 	1550758 	172297 	2697 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	10808 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	310 	1951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        20        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        20        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        18        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        22        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      3388      3712      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      3721      4521      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4522      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5054      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3765      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.519712  1.495859  1.573046  1.548521  1.673368  1.675959  1.545610  1.553278  1.629066  1.637201  1.605266  1.600866  1.439592  1.450868  1.454299  1.440920 
dram[1]:  1.513923  1.524011  1.571016  1.548673  1.652908  1.625314  1.568984  1.529785  1.620169  1.624700  1.604164  1.608965  1.449637  1.425817  1.463891  1.437631 
dram[2]:  1.497075  1.525601  1.578414  1.551046  1.682795  1.655905  1.547244  1.553105  1.613409  1.631956  1.603143  1.602681  1.457582  1.454464  1.433273  1.445966 
dram[3]:  1.496286  1.509196  1.534003  1.575130  1.651430  1.664436  1.534349  1.553177  1.626880  1.630458  1.606024  1.607675  1.452803  1.431673  1.438664  1.461833 
dram[4]:  1.498619  1.504421  1.542148  1.562829  1.696272  1.672184  1.552194  1.558313  1.602023  1.615493  1.590039  1.627279  1.438551  1.449267  1.435206  1.438428 
dram[5]:  1.503168  1.504854  1.558232  1.540638  1.663990  1.678151  1.547329  1.532900  1.624626  1.629765  1.606388  1.606762  1.443085  1.441219  1.454394  1.452999 
average row locality = 1114802/716327 = 1.556275
average row locality_1 = 637657/387643 = 1.644959
average row locality_2 = 477145/328684 = 1.451683
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9174      9201      9014      8880     10845     10872     11893     11757     11514     11357     10903     10912      9643      9635      9494      9413 
dram[1]:      9249      9158      8939      8945     10771     10850     11681     11595     11209     11200     10997     11006      9742      9693      9503      9441 
dram[2]:      9178      9101      8961      9018     10795     10859     11778     11826     11434     11512     10832     10798      9638      9622      9412      9325 
dram[3]:      9123      9124      8914      8875     10889     11049     11645     11512     11213     11379     11008     10897      9846      9767      9568      9384 
dram[4]:      9213      9140      9020      8926     10949     11094     11860     11708     11479     11504     10927     10810      9765      9570      9417      9409 
dram[5]:      9172      9205      8976      8933     10866     10981     11639     11545     11220     11392     11096     10947      9789      9769      9466      9386 
total reads: 985941
bank skew: 11893/8875 = 1.34
chip skew: 164791/163979 = 1.00
number of total write accesses:
dram[0]:       540       552       849       854      2890      2896      1662      1654      2408      2330      2021      2023       247       228       164       172 
dram[1]:       537       553       850       855      2844      2736      1704      1656      2415      2324      2024      1988       246       215       166       171 
dram[2]:       547       553       852       842      2908      2784      1666      1627      2451      2389      2022      1993       224       136       168       175 
dram[3]:       546       559       853       853      2912      2879      1644      1690      2417      2475      2110      2048       235       124       166       172 
dram[4]:       555       559       859       862      2974      2847      1686      1667      2300      2302      2035      1956       243       114       163       181 
dram[5]:       555       560       858       867      3020      2852      1716      1664      2357      2461      2131      2026       239       112       165       182 
total reads: 128862
bank skew: 3020/112 = 26.96
chip skew: 21765/21284 = 1.02
average mf latency per bank:
dram[0]:        734       727       748       735      1182      1197      1565      1557      1247      1263      1308      1311      1200      1176       868       853
dram[1]:        689       654       695       676      1090      1146      1447      1429      1205      1196      1240      1222      1084      1063       743       737
dram[2]:        712       744       731       755      1183      1270      1520      1605      1237      1283      1325      1352      1195      1545       852       875
dram[3]:        666       686       673       696      1096      1154      1415      1464      1175      1201      1225      1232      1052      1076       744       746
dram[4]:        748       741       758       753      1204      1266      1574      1594      1292      1277      1362      1321      1245      1200       891       878
dram[5]:        649       687       678       723      1091      1201      1409      1501      1196      1223      1224      1241      1048      1074       731       747
maximum mf latency per bank:
dram[0]:       4083      3902      4017      3420      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3355      3343
dram[1]:       3802      3956      4179      4585      3287      3343      3311      3721      3642      3470      4353      3572      3926      4187      3359      3496
dram[2]:       3356      4799      3405      4075      4111      3989      4080      3540      3987      3686      3904      4186      4100      3492      3213      3216
dram[3]:       4290      3124      4030      3450      3150      3706      2740      3225      4053      4469      4291      4103      3516      3871      3530      4056
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3377      2702      3703      4184      3758      4132      3187      3231      2911      3347
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897882 n_act=119294 n_pre=119278 n_req=179004 n_req_1=44196 n_req_2=134808 n_req_3=0 n_rd=329014 n_write=31038 bw_util=0.4625 bw_util_1=0.1053 bw_util_2=0.3572 bw_util_3=0 blp=5.399796 blp_1= 2.078220 blp_2= 3.843796 blp_3= -nan
 n_activity=1393411 dram_eff=0.4967 dram_eff_1=0.1131 dram_eff_2=0.3836 dram_eff_3=0
bk0: 18348a 1165491i bk1: 18402a 1158435i bk2: 18028a 1138265i bk3: 17760a 1138529i bk4: 21690a 912296i bk5: 21744a 901610i bk6: 23786a 951473i bk7: 23514a 944740i bk8: 23028a 958891i bk9: 22714a 969137i bk10: 21806a 990910i bk11: 21824a 983848i bk12: 19286a 1136404i bk13: 19270a 1138093i bk14: 18988a 1140716i bk15: 18826a 1134960i 
bw_dist = 0.105	0.357	0.000	0.469	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.38615
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=899265 n_act=119240 n_pre=119225 n_req=178298 n_req_1=43008 n_req_2=135290 n_req_3=0 n_rd=327956 n_write=30820 bw_util=0.4609 bw_util_1=0.1025 bw_util_2=0.3583 bw_util_3=0 blp=5.329706 blp_1= 2.027620 blp_2= 3.820374 blp_3= -nan
 n_activity=1392485 dram_eff=0.4953 dram_eff_1=0.1102 dram_eff_2=0.3851 dram_eff_3=0
bk0: 18498a 1162693i bk1: 18316a 1164331i bk2: 17878a 1148593i bk3: 17890a 1138910i bk4: 21542a 929255i bk5: 21698a 915147i bk6: 23362a 960309i bk7: 23190a 955055i bk8: 22418a 969338i bk9: 22400a 971871i bk10: 21994a 994924i bk11: 22012a 989728i bk12: 19484a 1137740i bk13: 19386a 1135246i bk14: 19006a 1146124i bk15: 18882a 1135849i 
bw_dist = 0.103	0.358	0.000	0.470	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87423
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=899534 n_act=118984 n_pre=118968 n_req=178424 n_req_1=43514 n_req_2=134910 n_req_3=0 n_rd=328178 n_write=30842 bw_util=0.4611 bw_util_1=0.1037 bw_util_2=0.3574 bw_util_3=0 blp=5.411172 blp_1= 2.055414 blp_2= 3.865845 blp_3= -nan
 n_activity=1390804 dram_eff=0.4961 dram_eff_1=0.1116 dram_eff_2=0.3845 dram_eff_3=0
bk0: 18356a 1160679i bk1: 18202a 1161505i bk2: 17922a 1140313i bk3: 18036a 1131178i bk4: 21590a 916476i bk5: 21718a 905576i bk6: 23556a 956652i bk7: 23652a 945470i bk8: 22868a 959951i bk9: 23024a 949885i bk10: 21664a 990861i bk11: 21596a 987820i bk12: 19276a 1140529i bk13: 19244a 1144711i bk14: 18824a 1139871i bk15: 18650a 1135711i 
bw_dist = 0.104	0.357	0.000	0.468	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.37094
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897726 n_act=119551 n_pre=119537 n_req=178763 n_req_1=43491 n_req_2=135272 n_req_3=0 n_rd=328376 n_write=31316 bw_util=0.4617 bw_util_1=0.1034 bw_util_2=0.3583 bw_util_3=0 blp=5.293242 blp_1= 2.033413 blp_2= 3.787284 blp_3= -nan
 n_activity=1400329 dram_eff=0.4934 dram_eff_1=0.1105 dram_eff_2=0.3829 dram_eff_3=0
bk0: 18246a 1166086i bk1: 18248a 1162570i bk2: 17828a 1147078i bk3: 17750a 1146194i bk4: 21778a 918776i bk5: 22098a 911574i bk6: 23290a 966844i bk7: 23022a 958672i bk8: 22426a 976128i bk9: 22756a 962545i bk10: 22014a 984514i bk11: 21794a 988644i bk12: 19692a 1138913i bk13: 19530a 1145452i bk14: 19136a 1141038i bk15: 18768a 1142893i 
bw_dist = 0.103	0.358	0.000	0.474	0.064
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.966
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=896843 n_act=119614 n_pre=119598 n_req=179078 n_req_1=44256 n_req_2=134822 n_req_3=0 n_rd=329582 n_write=30869 bw_util=0.463 bw_util_1=0.1058 bw_util_2=0.3572 bw_util_3=0 blp=5.420977 blp_1= 2.058542 blp_2= 3.854639 blp_3= -nan
 n_activity=1389753 dram_eff=0.4985 dram_eff_1=0.1139 dram_eff_2=0.3846 dram_eff_3=0
bk0: 18426a 1156833i bk1: 18280a 1158389i bk2: 18040a 1134291i bk3: 17852a 1134976i bk4: 21898a 910008i bk5: 22188a 901688i bk6: 23720a 952755i bk7: 23416a 941734i bk8: 22958a 959557i bk9: 23008a 961543i bk10: 21854a 990514i bk11: 21620a 993703i bk12: 19530a 1131274i bk13: 19140a 1150441i bk14: 18834a 1141019i bk15: 18818a 1129534i 
bw_dist = 0.106	0.357	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.4776
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1496506 n_nop=897040 n_act=119644 n_pre=119629 n_req=178999 n_req_1=43757 n_req_2=135242 n_req_3=0 n_rd=328760 n_write=31433 bw_util=0.4623 bw_util_1=0.104 bw_util_2=0.3583 bw_util_3=0 blp=5.332570 blp_1= 2.048656 blp_2= 3.799805 blp_3= -nan
 n_activity=1396853 dram_eff=0.4953 dram_eff_1=0.1114 dram_eff_2=0.3838 dram_eff_3=0
bk0: 18344a 1167785i bk1: 18410a 1160518i bk2: 17952a 1146117i bk3: 17866a 1138923i bk4: 21732a 911147i bk5: 21962a 908526i bk6: 23278a 962282i bk7: 23088a 955595i bk8: 22440a 977756i bk9: 22784a 956484i bk10: 22192a 982839i bk11: 21894a 986944i bk12: 19578a 1136026i bk13: 19536a 1144126i bk14: 18932a 1146110i bk15: 18772a 1139543i 
bw_dist = 0.104	0.358	0.000	0.471	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 167768, Miss = 82480, Miss_rate = 0.492, Pending_hits = 2440, Reservation_fails = 44117
L2_cache_bank[1]: Access = 167219, Miss = 82029, Miss_rate = 0.491, Pending_hits = 2445, Reservation_fails = 44593
L2_cache_bank[2]: Access = 165451, Miss = 82093, Miss_rate = 0.496, Pending_hits = 2413, Reservation_fails = 30456
L2_cache_bank[3]: Access = 165203, Miss = 81891, Miss_rate = 0.496, Pending_hits = 2451, Reservation_fails = 26174
L2_cache_bank[4]: Access = 167605, Miss = 82029, Miss_rate = 0.489, Pending_hits = 2487, Reservation_fails = 41099
L2_cache_bank[5]: Access = 169844, Miss = 82066, Miss_rate = 0.483, Pending_hits = 2568, Reservation_fails = 46858
L2_cache_bank[6]: Access = 164871, Miss = 82208, Miss_rate = 0.499, Pending_hits = 2523, Reservation_fails = 28531
L2_cache_bank[7]: Access = 165288, Miss = 81990, Miss_rate = 0.496, Pending_hits = 2429, Reservation_fails = 35993
L2_cache_bank[8]: Access = 167824, Miss = 82630, Miss_rate = 0.492, Pending_hits = 2495, Reservation_fails = 48010
L2_cache_bank[9]: Access = 168090, Miss = 82163, Miss_rate = 0.489, Pending_hits = 2525, Reservation_fails = 47339
L2_cache_bank[10]: Access = 165103, Miss = 82228, Miss_rate = 0.498, Pending_hits = 2370, Reservation_fails = 27684
L2_cache_bank[11]: Access = 166228, Miss = 82162, Miss_rate = 0.494, Pending_hits = 2548, Reservation_fails = 35622
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167768, Miss = 82480 (0.492), PendingHit = 2440 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167219, Miss = 82029 (0.491), PendingHit = 2445 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165451, Miss = 82093 (0.496), PendingHit = 2413 (0.0146)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165203, Miss = 81891 (0.496), PendingHit = 2451 (0.0148)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167605, Miss = 82029 (0.489), PendingHit = 2487 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 169844, Miss = 82066 (0.483), PendingHit = 2568 (0.0151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164871, Miss = 82208 (0.499), PendingHit = 2523 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165288, Miss = 81990 (0.496), PendingHit = 2429 (0.0147)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167824, Miss = 82630 (0.492), PendingHit = 2495 (0.0149)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 168090, Miss = 82163 (0.489), PendingHit = 2525 (0.015)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 165103, Miss = 82228 (0.498), PendingHit = 2370 (0.0144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166228, Miss = 82162 (0.494), PendingHit = 2548 (0.0153)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1056456
Stream 1: Misses  = 518913
Stream 2: Accesses  = 944038
Stream 2: Misses  = 467056
Stream 1+2: Accesses  = 2000494
Stream 1+2: Misses  = 985969
Total Accesses  = 2000494
MPKI-CORES
CORE_L2MPKI_0	34.699
CORE_L2MPKI_1	38.556
CORE_L2MPKI_2	34.379
CORE_L2MPKI_3	38.564
CORE_L2MPKI_4	33.808
CORE_L2MPKI_5	35.349
CORE_L2MPKI_6	35.534
CORE_L2MPKI_7	37.016
CORE_L2MPKI_8	34.332
CORE_L2MPKI_9	38.023
CORE_L2MPKI_10	2.608
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.597
CORE_L2MPKI_13	2.572
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.602
CORE_L2MPKI_16	2.526
CORE_L2MPKI_17	2.632
CORE_L2MPKI_18	2.552
CORE_L2MPKI_19	2.573
CORE_L2MPKI_20	2.525
CORE_L2MPKI_21	2.596
CORE_L2MPKI_22	2.550
CORE_L2MPKI_23	2.607
CORE_L2MPKI_24	2.562
CORE_L2MPKI_25	2.572
CORE_L2MPKI_26	2.561
CORE_L2MPKI_27	2.635
CORE_L2MPKI_28	2.570
CORE_L2MPKI_29	2.570
CORE_L2MPKI_30	2.529
CORE_L2MPKI_31	2.624
CORE_L2MPKI_32	2.556
CORE_L2MPKI_33	2.569
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.707
CORE_L2MPKI_36	2.597
CORE_L2MPKI_37	2.571
CORE_L2MPKI_38	2.545
CORE_L2MPKI_39	2.598
CORE_L2MPKI_40	2.590
CORE_L2MPKI_41	2.576
CORE_L2MPKI_42	2.599
CORE_L2MPKI_43	2.584
CORE_L2MPKI_44	2.603
CORE_L2MPKI_45	2.615
CORE_L2MPKI_46	2.541
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.626
CORE_L2MPKI_49	2.636
CORE_L2MPKI_50	2.586
CORE_L2MPKI_51	2.534
CORE_L2MPKI_52	2.489
CORE_L2MPKI_53	2.618
CORE_L2MPKI_54	2.529
CORE_L2MPKI_55	2.565
CORE_L2MPKI_56	2.560
CORE_L2MPKI_57	2.560
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.534
Avg_MPKI_Stream1= 13.729
Avg_MPKI_Stream2= 2.579
MISSES-CORES
CORE_MISSES_0	20600
CORE_MISSES_1	20914
CORE_MISSES_2	20308
CORE_MISSES_3	20713
CORE_MISSES_4	20502
CORE_MISSES_5	19324
CORE_MISSES_6	20889
CORE_MISSES_7	20707
CORE_MISSES_8	19644
CORE_MISSES_9	19674
CORE_MISSES_10	15638
CORE_MISSES_11	16190
CORE_MISSES_12	16302
CORE_MISSES_13	15063
CORE_MISSES_14	15523
CORE_MISSES_15	15449
CORE_MISSES_16	15056
CORE_MISSES_17	15849
CORE_MISSES_18	14586
CORE_MISSES_19	15831
CORE_MISSES_20	15364
CORE_MISSES_21	15675
CORE_MISSES_22	15305
CORE_MISSES_23	16864
CORE_MISSES_24	15995
CORE_MISSES_25	16036
CORE_MISSES_26	16085
CORE_MISSES_27	16617
CORE_MISSES_28	16168
CORE_MISSES_29	16042
CORE_MISSES_30	15768
CORE_MISSES_31	15821
CORE_MISSES_32	15825
CORE_MISSES_33	15105
CORE_MISSES_34	15034
CORE_MISSES_35	15850
CORE_MISSES_36	16027
CORE_MISSES_37	15610
CORE_MISSES_38	15795
CORE_MISSES_39	15037
CORE_MISSES_40	15409
CORE_MISSES_41	15316
CORE_MISSES_42	16001
CORE_MISSES_43	16039
CORE_MISSES_44	16099
CORE_MISSES_45	14885
CORE_MISSES_46	15912
CORE_MISSES_47	16178
CORE_MISSES_48	15884
CORE_MISSES_49	15486
CORE_MISSES_50	15826
CORE_MISSES_51	15242
CORE_MISSES_52	15642
CORE_MISSES_53	14806
CORE_MISSES_54	15570
CORE_MISSES_55	15397
CORE_MISSES_56	15985
CORE_MISSES_57	14605
CORE_MISSES_58	15819
CORE_MISSES_59	15083
L2_MISSES = 985969
L2_total_cache_accesses = 2000494
L2_total_cache_misses = 985969
L2_total_cache_miss_rate = 0.4929
L2_total_cache_pending_hits = 29694
L2_total_cache_reservation_fails = 456476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 815413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 326733
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4851
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 705
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6922
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 702885
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21429
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 89543
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 85077
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32713
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2765
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 175
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5031
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9190762
icnt_total_pkts_simt_to_mem=2273847
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.2268
gpu_ipc_2 =     265.8596
gpu_tot_sim_cycle_stream_1 = 1249679
gpu_tot_sim_cycle_stream_2 = 1248470
gpu_sim_insn_1 = 7781456
gpu_sim_insn_2 = 331917712
gpu_sim_cycle = 1249686
gpu_sim_insn = 339699168
gpu_ipc =     271.8276
gpu_tot_sim_cycle = 1249686
gpu_tot_sim_insn = 339699168
gpu_tot_ipc =     271.8276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6634708
gpu_stall_icnt2sh    = 10865645
gpu_total_sim_rate=200530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5948687
	L1I_total_cache_misses = 24840
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 65262, Miss = 51753, Miss_rate = 0.793, Pending_hits = 4021, Reservation_fails = 1094564
	L1D_cache_core[1]: Access = 66425, Miss = 52393, Miss_rate = 0.789, Pending_hits = 4217, Reservation_fails = 1100355
	L1D_cache_core[2]: Access = 63541, Miss = 50511, Miss_rate = 0.795, Pending_hits = 3910, Reservation_fails = 1077065
	L1D_cache_core[3]: Access = 63008, Miss = 50447, Miss_rate = 0.801, Pending_hits = 3993, Reservation_fails = 1087186
	L1D_cache_core[4]: Access = 65705, Miss = 51640, Miss_rate = 0.786, Pending_hits = 4082, Reservation_fails = 1098075
	L1D_cache_core[5]: Access = 61034, Miss = 48606, Miss_rate = 0.796, Pending_hits = 3953, Reservation_fails = 1057865
	L1D_cache_core[6]: Access = 64890, Miss = 51429, Miss_rate = 0.793, Pending_hits = 4026, Reservation_fails = 1107759
	L1D_cache_core[7]: Access = 66160, Miss = 52297, Miss_rate = 0.790, Pending_hits = 4176, Reservation_fails = 1094988
	L1D_cache_core[8]: Access = 61852, Miss = 49004, Miss_rate = 0.792, Pending_hits = 3942, Reservation_fails = 1063650
	L1D_cache_core[9]: Access = 61477, Miss = 48987, Miss_rate = 0.797, Pending_hits = 3699, Reservation_fails = 1069064
	L1D_cache_core[10]: Access = 16921, Miss = 16052, Miss_rate = 0.949, Pending_hits = 174, Reservation_fails = 28714
	L1D_cache_core[11]: Access = 17084, Miss = 16422, Miss_rate = 0.961, Pending_hits = 113, Reservation_fails = 25009
	L1D_cache_core[12]: Access = 18470, Miss = 16893, Miss_rate = 0.915, Pending_hits = 220, Reservation_fails = 33070
	L1D_cache_core[13]: Access = 16866, Miss = 15827, Miss_rate = 0.938, Pending_hits = 143, Reservation_fails = 34811
	L1D_cache_core[14]: Access = 17142, Miss = 16266, Miss_rate = 0.949, Pending_hits = 182, Reservation_fails = 24614
	L1D_cache_core[15]: Access = 17159, Miss = 16186, Miss_rate = 0.943, Pending_hits = 101, Reservation_fails = 29253
	L1D_cache_core[16]: Access = 17336, Miss = 16202, Miss_rate = 0.935, Pending_hits = 200, Reservation_fails = 29995
	L1D_cache_core[17]: Access = 17069, Miss = 16206, Miss_rate = 0.949, Pending_hits = 128, Reservation_fails = 26431
	L1D_cache_core[18]: Access = 15744, Miss = 15089, Miss_rate = 0.958, Pending_hits = 168, Reservation_fails = 24861
	L1D_cache_core[19]: Access = 16932, Miss = 16085, Miss_rate = 0.950, Pending_hits = 133, Reservation_fails = 26967
	L1D_cache_core[20]: Access = 16041, Miss = 15802, Miss_rate = 0.985, Pending_hits = 114, Reservation_fails = 17517
	L1D_cache_core[21]: Access = 15531, Miss = 15449, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 14194
	L1D_cache_core[22]: Access = 15822, Miss = 15526, Miss_rate = 0.981, Pending_hits = 120, Reservation_fails = 17296
	L1D_cache_core[23]: Access = 16435, Miss = 16376, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 11255
	L1D_cache_core[24]: Access = 16210, Miss = 16044, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 14851
	L1D_cache_core[25]: Access = 15760, Miss = 15718, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 16269
	L1D_cache_core[26]: Access = 16359, Miss = 16197, Miss_rate = 0.990, Pending_hits = 96, Reservation_fails = 13887
	L1D_cache_core[27]: Access = 16228, Miss = 16150, Miss_rate = 0.995, Pending_hits = 48, Reservation_fails = 13782
	L1D_cache_core[28]: Access = 16481, Miss = 16353, Miss_rate = 0.992, Pending_hits = 84, Reservation_fails = 14958
	L1D_cache_core[29]: Access = 15928, Miss = 15853, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 16219
	L1D_cache_core[30]: Access = 16189, Miss = 16189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13575
	L1D_cache_core[31]: Access = 15361, Miss = 15361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17903
	L1D_cache_core[32]: Access = 16208, Miss = 16208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17570
	L1D_cache_core[33]: Access = 14956, Miss = 14956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21352
	L1D_cache_core[34]: Access = 14955, Miss = 14955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15085
	L1D_cache_core[35]: Access = 14987, Miss = 14987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20896
	L1D_cache_core[36]: Access = 16066, Miss = 16066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11654
	L1D_cache_core[37]: Access = 15570, Miss = 15570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16286
	L1D_cache_core[38]: Access = 16006, Miss = 16006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16099
	L1D_cache_core[39]: Access = 14868, Miss = 14868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19034
	L1D_cache_core[40]: Access = 15610, Miss = 15610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17151
	L1D_cache_core[41]: Access = 15334, Miss = 15334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19819
	L1D_cache_core[42]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12664
	L1D_cache_core[43]: Access = 15843, Miss = 15843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18412
	L1D_cache_core[44]: Access = 15953, Miss = 15953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[45]: Access = 14755, Miss = 14755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19957
	L1D_cache_core[46]: Access = 16264, Miss = 16264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8649
	L1D_cache_core[47]: Access = 16315, Miss = 16315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10963
	L1D_cache_core[48]: Access = 15534, Miss = 15534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13374
	L1D_cache_core[49]: Access = 15163, Miss = 15163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[50]: Access = 15810, Miss = 15810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15599
	L1D_cache_core[51]: Access = 15589, Miss = 15589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13748
	L1D_cache_core[52]: Access = 16419, Miss = 16419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12555
	L1D_cache_core[53]: Access = 14706, Miss = 14706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19571
	L1D_cache_core[54]: Access = 16078, Miss = 16078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9015
	L1D_cache_core[55]: Access = 15515, Miss = 15515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[56]: Access = 15976, Miss = 15976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[57]: Access = 14773, Miss = 14773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17932
	L1D_cache_core[58]: Access = 15746, Miss = 15746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10497
	L1D_cache_core[59]: Access = 15310, Miss = 15310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19031
	L1D_total_cache_accesses = 1438726
	L1D_total_cache_misses = 1295617
	L1D_total_cache_miss_rate = 0.9005
	L1D_total_cache_pending_hits = 42319
	L1D_total_cache_reservation_fails = 11752027
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 570188
	L1C_total_cache_misses = 10113
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 895263
	L1T_total_cache_miss_rate = 0.3770
	L1T_total_cache_pending_hits = 1479747
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1085678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9389137
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 560075
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10113
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1479747
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 895263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2362890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5923847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2529, 1582, 1676, 1567, 1708, 1956, 1707, 1971, 2147, 1556, 1642, 2466, 1672, 1096, 1702, 2023, 1563, 1522, 1500, 1969, 1576, 1995, 1509, 1869, 1576, 1425, 1578, 1350, 1548, 1323, 1578, 1286, 1591, 1163, 1563, 1194, 2021, 1208, 1120, 1168, 2010, 1158, 1591, 1562, 1518, 1126, 1496, 1515, 
gpgpu_n_tot_thrd_icount = 363494528
gpgpu_n_tot_w_icount = 11359204
gpgpu_n_stall_shd_mem = 22151653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1085678
gpgpu_n_mem_write_global = 212428
gpgpu_n_mem_texture = 895263
gpgpu_n_mem_const = 6329
gpgpu_n_load_insn  = 24357401
gpgpu_n_store_insn = 994637
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 4413062
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12229435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27328822	W0_Idle:8157932	W0_Scoreboard:102951742	W1:166942	W2:129144	W3:127284	W4:98913	W5:70506	W6:33715	W7:17784	W8:5949	W9:2101	W10:619	W11:470	W12:440	W13:311	W14:583	W15:418	W16:654	W17:1881	W18:1789	W19:5337	W20:5010	W21:9614	W22:12514	W23:10944	W24:13199	W25:13291	W26:8830	W27:4991	W28:2910	W29:636	W30:525	W31:0	W32:10612000
Warp Occupancy Distribution:
Stall:22880615	W0_Idle:4840869	W0_Scoreboard:42079984	W1:166942	W2:129144	W3:127284	W4:98913	W5:70506	W6:33715	W7:17784	W8:5949	W9:2101	W10:619	W11:470	W12:440	W13:311	W14:583	W15:418	W16:654	W17:1881	W18:1789	W19:5337	W20:5010	W21:9614	W22:12514	W23:10944	W24:13199	W25:13291	W26:8830	W27:4991	W28:2910	W29:636	W30:525	W31:0	W32:4327832
Warp Occupancy Distribution:
Stall:4448207	W0_Idle:3317063	W0_Scoreboard:60871758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6284168
warp_utilization0: 0.075831
warp_utilization1: 0.067780
warp_utilization2: 0.083877
traffic_breakdown_coretomem[CONST_ACC_R] = 50632 {8:6329,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8685424 {8:1085678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11080960 {40:180779,72:7101,136:24548,}
traffic_breakdown_coretomem[INST_ACC_R] = 26720 {8:3340,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7162104 {8:895263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 455688 {72:6329,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147609232 {136:1085362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1698888 {8:212361,}
traffic_breakdown_memtocore[INST_ACC_R] = 454240 {136:3340,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 121755768 {136:895263,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 621 
averagemflatency_1 = 664 
averagemflatency_2= 573 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1249685 
mrq_lat_table:535799 	24100 	28897 	59148 	163011 	171439 	146928 	79228 	18599 	1565 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6745 	23917 	56293 	159394 	684563 	1007000 	257076 	4292 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	288601 	83914 	117891 	222995 	385195 	552476 	478578 	71788 	1544 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76639 	1716444 	190941 	2920 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	23517 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	329 	2164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        21        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        22        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        20        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        30        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      3388      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      3721      4845      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4522      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5054      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3779      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.528920  1.504513  1.568642  1.543038  1.675342  1.681788  1.543926  1.552438  1.624934  1.631813  1.601637  1.593688  1.445426  1.453206  1.471855  1.455852 
dram[1]:  1.517855  1.535181  1.567524  1.546222  1.650596  1.626351  1.560474  1.532411  1.619447  1.619099  1.592498  1.600135  1.450046  1.428924  1.476568  1.452119 
dram[2]:  1.508165  1.533562  1.578725  1.547371  1.684585  1.652541  1.552674  1.552791  1.609186  1.623224  1.599460  1.600361  1.465882  1.459281  1.444215  1.458328 
dram[3]:  1.505391  1.520028  1.536463  1.570549  1.652770  1.666955  1.538884  1.553192  1.622686  1.622505  1.596586  1.600135  1.461187  1.433888  1.451880  1.470291 
dram[4]:  1.506676  1.507411  1.538777  1.557465  1.697536  1.668152  1.553104  1.556495  1.600402  1.606812  1.584600  1.620487  1.447228  1.452062  1.450110  1.452617 
dram[5]:  1.515555  1.513939  1.552911  1.541178  1.674176  1.675762  1.546923  1.533948  1.618403  1.621458  1.600924  1.600067  1.448348  1.444298  1.467610  1.467969 
average row locality = 1228717/788838 = 1.557629
average row locality_1 = 704566/427983 = 1.646248
average row locality_2 = 524151/360855 = 1.452525
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10181     10211      9930      9809     12003     12025     12905     12776     12734     12567     12147     12173     10699     10695     10361     10298 
dram[1]:     10233     10174      9858      9876     11954     12019     12807     12736     12508     12454     12169     12147     10807     10758     10388     10312 
dram[2]:     10189     10113      9891      9942     11944     11993     12806     12862     12668     12684     12083     12061     10712     10689     10278     10203 
dram[3]:     10127     10147      9837      9777     12076     12224     12821     12694     12530     12678     12188     12053     10927     10804     10466     10252 
dram[4]:     10208     10155      9938      9846     12088     12219     12879     12747     12689     12664     12142     12038     10833     10615     10320     10296 
dram[5]:     10190     10230      9899      9836     12047     12170     12787     12709     12551     12682     12280     12127     10874     10820     10350     10272 
total reads: 1088934
bank skew: 12905/9777 = 1.32
chip skew: 181824/181118 = 1.00
number of total write accesses:
dram[0]:       604       623       925       929      3189      3212      1787      1775      2555      2462      2138      2167       266       252       229       238 
dram[1]:       606       626       925       929      3144      3028      1824      1779      2548      2432      2138      2091       267       229       230       242 
dram[2]:       617       625       928       919      3224      3060      1800      1742      2608      2511      2141      2115       244       152       233       243 
dram[3]:       623       630       929       931      3227      3167      1763      1833      2548      2606      2218      2161       254       138       230       240 
dram[4]:       625       626       935       941      3273      3133      1832      1800      2454      2432      2140      2057       260       123       232       250 
dram[5]:       625       631       931       943      3337      3123      1867      1773      2505      2597      2266      2168       258       122       230       246 
total reads: 139784
bank skew: 3337/122 = 27.35
chip skew: 23622/23038 = 1.03
average mf latency per bank:
dram[0]:        727       727       752       756      1171      1191      1596      1608      1241      1266      1282      1291      1161      1150       847       834
dram[1]:        700       659       732       696      1106      1152      1517      1488      1230      1211      1231      1211      1059      1035       740       730
dram[2]:        714       741       756       772      1181      1266      1572      1643      1237      1282      1301      1321      1162      1477       836       855
dram[3]:        669       698       691       727      1097      1169      1469      1533      1182      1224      1205      1228      1021      1062       736       744
dram[4]:        741       749       775       785      1193      1285      1604      1660      1280      1300      1327      1314      1199      1184       866       870
dram[5]:        655       690       707       744      1095      1205      1471      1560      1205      1231      1209      1222      1026      1044       724       740
maximum mf latency per bank:
dram[0]:       4083      3902      4017      3684      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3725      3343
dram[1]:       3802      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       3356      4799      3405      4075      4111      3989      4080      3540      4786      3686      3904      4186      4100      3492      3307      3216
dram[3]:       4290      3285      4030      3450      3150      3706      5170      3865      4053      4469      4291      4103      3516      3871      3530      4929
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3377      3840      3703      4184      3758      4132      3187      3231      2911      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=990405 n_act=131239 n_pre=131223 n_req=197340 n_req_1=49086 n_req_2=148254 n_req_3=0 n_rd=363028 n_write=33690 bw_util=0.4627 bw_util_1=0.1064 bw_util_2=0.3564 bw_util_3=0 blp=5.377316 blp_1= 2.073882 blp_2= 3.833747 blp_3= -nan
 n_activity=1535879 dram_eff=0.497 dram_eff_1=0.1143 dram_eff_2=0.3827 dram_eff_3=0
bk0: 20362a 1283542i bk1: 20422a 1273985i bk2: 19860a 1254224i bk3: 19618a 1253970i bk4: 24006a 1006787i bk5: 24050a 993735i bk6: 25810a 1061843i bk7: 25552a 1053731i bk8: 25468a 1063769i bk9: 25134a 1074220i bk10: 24294a 1095207i bk11: 24346a 1083851i bk12: 21398a 1251934i bk13: 21390a 1251856i bk14: 20722a 1260339i bk15: 20596a 1251641i 
bw_dist = 0.106	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31819
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=990972 n_act=131449 n_pre=131433 n_req=196786 n_req_1=48011 n_req_2=148775 n_req_3=0 n_rd=362400 n_write=33331 bw_util=0.4617 bw_util_1=0.1042 bw_util_2=0.3575 bw_util_3=0 blp=5.331270 blp_1= 2.032476 blp_2= 3.822881 blp_3= -nan
 n_activity=1533354 dram_eff=0.4967 dram_eff_1=0.1121 dram_eff_2=0.3846 dram_eff_3=0
bk0: 20466a 1278640i bk1: 20348a 1279109i bk2: 19716a 1264511i bk3: 19752a 1253913i bk4: 23908a 1020965i bk5: 24038a 1006518i bk6: 25614a 1063456i bk7: 25472a 1060092i bk8: 25016a 1072165i bk9: 24908a 1075160i bk10: 24338a 1098297i bk11: 24294a 1095850i bk12: 21614a 1250970i bk13: 21516a 1249464i bk14: 20776a 1261657i bk15: 20624a 1252480i 
bw_dist = 0.104	0.358	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=992108 n_act=130914 n_pre=130898 n_req=196767 n_req_1=48339 n_req_2=148428 n_req_3=0 n_rd=362236 n_write=33429 bw_util=0.4615 bw_util_1=0.1048 bw_util_2=0.3567 bw_util_3=0 blp=5.386552 blp_1= 2.052476 blp_2= 3.851759 blp_3= -nan
 n_activity=1533933 dram_eff=0.4963 dram_eff_1=0.1127 dram_eff_2=0.3836 dram_eff_3=0
bk0: 20378a 1277550i bk1: 20226a 1277797i bk2: 19782a 1256414i bk3: 19884a 1247212i bk4: 23888a 1006205i bk5: 23986a 999950i bk6: 25612a 1065661i bk7: 25724a 1055457i bk8: 25336a 1062158i bk9: 25368a 1056239i bk10: 24166a 1093416i bk11: 24122a 1090841i bk12: 21424a 1256088i bk13: 21378a 1260291i bk14: 20556a 1256472i bk15: 20406a 1253846i 
bw_dist = 0.105	0.357	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30759
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=988927 n_act=131783 n_pre=131767 n_req=197467 n_req_1=48686 n_req_2=148781 n_req_3=0 n_rd=363202 n_write=33906 bw_util=0.463 bw_util_1=0.1055 bw_util_2=0.3575 bw_util_3=0 blp=5.298035 blp_1= 2.035389 blp_2= 3.788813 blp_3= -nan
 n_activity=1542842 dram_eff=0.495 dram_eff_1=0.1128 dram_eff_2=0.3822 dram_eff_3=0
bk0: 20254a 1281743i bk1: 20294a 1276549i bk2: 19674a 1263619i bk3: 19554a 1260574i bk4: 24152a 1008816i bk5: 24448a 1002602i bk6: 25642a 1071553i bk7: 25388a 1059541i bk8: 25060a 1078666i bk9: 25356a 1063339i bk10: 24376a 1090389i bk11: 24106a 1092278i bk12: 21854a 1253727i bk13: 21608a 1259932i bk14: 20932a 1257969i bk15: 20504a 1258775i 
bw_dist = 0.105	0.357	0.000	0.472	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99125
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=989664 n_act=131568 n_pre=131552 n_req=197261 n_req_1=49018 n_req_2=148243 n_req_3=0 n_rd=363349 n_write=33452 bw_util=0.4628 bw_util_1=0.1065 bw_util_2=0.3563 bw_util_3=0 blp=5.397011 blp_1= 2.058483 blp_2= 3.841637 blp_3= -nan
 n_activity=1532912 dram_eff=0.4981 dram_eff_1=0.1146 dram_eff_2=0.3834 dram_eff_3=0
bk0: 20416a 1273570i bk1: 20310a 1272869i bk2: 19876a 1250309i bk3: 19692a 1248969i bk4: 24175a 1003901i bk5: 24438a 993975i bk6: 25758a 1061540i bk7: 25494a 1047941i bk8: 25378a 1064086i bk9: 25328a 1065561i bk10: 24284a 1096304i bk11: 24076a 1097518i bk12: 21666a 1247791i bk13: 21230a 1265537i bk14: 20636a 1258850i bk15: 20592a 1245763i 
bw_dist = 0.107	0.356	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.42797
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=988109 n_act=131889 n_pre=131873 n_req=197813 n_req_1=49027 n_req_2=148786 n_req_3=0 n_rd=363648 n_write=34066 bw_util=0.4637 bw_util_1=0.1061 bw_util_2=0.3576 bw_util_3=0 blp=5.333285 blp_1= 2.052568 blp_2= 3.801866 blp_3= -nan
 n_activity=1538484 dram_eff=0.4972 dram_eff_1=0.1138 dram_eff_2=0.3834 dram_eff_3=0
bk0: 20380a 1284125i bk1: 20460a 1276728i bk2: 19798a 1261547i bk3: 19672a 1254640i bk4: 24094a 1003480i bk5: 24340a 1000060i bk6: 25574a 1065286i bk7: 25418a 1060021i bk8: 25102a 1078100i bk9: 25364a 1057661i bk10: 24560a 1085415i bk11: 24254a 1089218i bk12: 21748a 1250035i bk13: 21640a 1259060i bk14: 20700a 1263051i bk15: 20544a 1256486i 
bw_dist = 0.106	0.358	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.01585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 184470, Miss = 90961, Miss_rate = 0.493, Pending_hits = 2678, Reservation_fails = 46672
L2_cache_bank[1]: Access = 184043, Miss = 90557, Miss_rate = 0.492, Pending_hits = 2651, Reservation_fails = 48394
L2_cache_bank[2]: Access = 182482, Miss = 90724, Miss_rate = 0.497, Pending_hits = 2632, Reservation_fails = 34548
L2_cache_bank[3]: Access = 181899, Miss = 90480, Miss_rate = 0.497, Pending_hits = 2666, Reservation_fails = 30041
L2_cache_bank[4]: Access = 184593, Miss = 90571, Miss_rate = 0.491, Pending_hits = 2702, Reservation_fails = 44614
L2_cache_bank[5]: Access = 186603, Miss = 90551, Miss_rate = 0.485, Pending_hits = 2774, Reservation_fails = 49522
L2_cache_bank[6]: Access = 181679, Miss = 90974, Miss_rate = 0.501, Pending_hits = 2756, Reservation_fails = 31470
L2_cache_bank[7]: Access = 182281, Miss = 90635, Miss_rate = 0.497, Pending_hits = 2650, Reservation_fails = 41965
L2_cache_bank[8]: Access = 184441, Miss = 91097, Miss_rate = 0.494, Pending_hits = 2710, Reservation_fails = 52768
L2_cache_bank[9]: Access = 185171, Miss = 90583, Miss_rate = 0.489, Pending_hits = 2752, Reservation_fails = 55008
L2_cache_bank[10]: Access = 181959, Miss = 90979, Miss_rate = 0.500, Pending_hits = 2604, Reservation_fails = 31939
L2_cache_bank[11]: Access = 183161, Miss = 90848, Miss_rate = 0.496, Pending_hits = 2787, Reservation_fails = 37936
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184470, Miss = 90961 (0.493), PendingHit = 2678 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184043, Miss = 90557 (0.492), PendingHit = 2651 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182482, Miss = 90724 (0.497), PendingHit = 2632 (0.0144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181899, Miss = 90480 (0.497), PendingHit = 2666 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184593, Miss = 90571 (0.491), PendingHit = 2702 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 186603, Miss = 90551 (0.485), PendingHit = 2774 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181679, Miss = 90974 (0.501), PendingHit = 2756 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182281, Miss = 90635 (0.497), PendingHit = 2650 (0.0145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184441, Miss = 91097 (0.494), PendingHit = 2710 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 185171, Miss = 90583 (0.489), PendingHit = 2752 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181959, Miss = 90979 (0.5), PendingHit = 2604 (0.0143)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 183161, Miss = 90848 (0.496), PendingHit = 2787 (0.0152)
L2 Cache Total Miss Rate = 0.494
Stream 1: L2 Cache Miss Rate = 0.494
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1167764
Stream 1: Misses  = 576295
Stream 2: Accesses  = 1035018
Stream 2: Misses  = 512665
Stream 1+2: Accesses  = 2202782
Stream 1+2: Misses  = 1088960
Total Accesses  = 2202782
MPKI-CORES
CORE_L2MPKI_0	36.142
CORE_L2MPKI_1	39.874
CORE_L2MPKI_2	35.839
CORE_L2MPKI_3	39.960
CORE_L2MPKI_4	35.475
CORE_L2MPKI_5	36.810
CORE_L2MPKI_6	37.139
CORE_L2MPKI_7	38.385
CORE_L2MPKI_8	36.030
CORE_L2MPKI_9	39.671
CORE_L2MPKI_10	2.603
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.650
CORE_L2MPKI_13	2.579
CORE_L2MPKI_14	2.585
CORE_L2MPKI_15	2.589
CORE_L2MPKI_16	2.526
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.550
CORE_L2MPKI_19	2.570
CORE_L2MPKI_20	2.532
CORE_L2MPKI_21	2.594
CORE_L2MPKI_22	2.545
CORE_L2MPKI_23	2.604
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.580
CORE_L2MPKI_26	2.563
CORE_L2MPKI_27	2.628
CORE_L2MPKI_28	2.575
CORE_L2MPKI_29	2.583
CORE_L2MPKI_30	2.517
CORE_L2MPKI_31	2.614
CORE_L2MPKI_32	2.559
CORE_L2MPKI_33	2.563
CORE_L2MPKI_34	2.625
CORE_L2MPKI_35	2.697
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.567
CORE_L2MPKI_38	2.541
CORE_L2MPKI_39	2.591
CORE_L2MPKI_40	2.585
CORE_L2MPKI_41	2.570
CORE_L2MPKI_42	2.586
CORE_L2MPKI_43	2.581
CORE_L2MPKI_44	2.618
CORE_L2MPKI_45	2.625
CORE_L2MPKI_46	2.537
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.660
CORE_L2MPKI_49	2.617
CORE_L2MPKI_50	2.583
CORE_L2MPKI_51	2.534
CORE_L2MPKI_52	2.500
CORE_L2MPKI_53	2.607
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.556
CORE_L2MPKI_56	2.578
CORE_L2MPKI_57	2.554
CORE_L2MPKI_58	2.578
CORE_L2MPKI_59	2.537
Avg_MPKI_Stream1= 14.233
Avg_MPKI_Stream2= 2.578
MISSES-CORES
CORE_MISSES_0	23031
CORE_MISSES_1	23410
CORE_MISSES_2	22731
CORE_MISSES_3	23252
CORE_MISSES_4	23075
CORE_MISSES_5	21796
CORE_MISSES_6	23434
CORE_MISSES_7	23116
CORE_MISSES_8	22251
CORE_MISSES_9	22252
CORE_MISSES_10	17421
CORE_MISSES_11	17894
CORE_MISSES_12	17926
CORE_MISSES_13	16700
CORE_MISSES_14	17429
CORE_MISSES_15	17073
CORE_MISSES_16	16737
CORE_MISSES_17	17533
CORE_MISSES_18	16119
CORE_MISSES_19	17044
CORE_MISSES_20	17138
CORE_MISSES_21	17174
CORE_MISSES_22	16902
CORE_MISSES_23	18255
CORE_MISSES_24	17768
CORE_MISSES_25	17334
CORE_MISSES_26	17825
CORE_MISSES_27	18100
CORE_MISSES_28	18052
CORE_MISSES_29	17523
CORE_MISSES_30	17370
CORE_MISSES_31	17079
CORE_MISSES_32	17675
CORE_MISSES_33	16314
CORE_MISSES_34	16706
CORE_MISSES_35	17080
CORE_MISSES_36	17667
CORE_MISSES_37	16989
CORE_MISSES_38	17294
CORE_MISSES_39	16425
CORE_MISSES_40	17114
CORE_MISSES_41	16701
CORE_MISSES_42	17586
CORE_MISSES_43	17339
CORE_MISSES_44	17799
CORE_MISSES_45	16355
CORE_MISSES_46	17571
CORE_MISSES_47	17664
CORE_MISSES_48	17531
CORE_MISSES_49	16918
CORE_MISSES_50	17359
CORE_MISSES_51	16851
CORE_MISSES_52	17508
CORE_MISSES_53	16291
CORE_MISSES_54	17303
CORE_MISSES_55	16857
CORE_MISSES_56	17493
CORE_MISSES_57	16049
CORE_MISSES_58	17307
CORE_MISSES_59	16470
L2_MISSES = 1088960
L2_total_cache_accesses = 2202782
L2_total_cache_misses = 1088960
L2_total_cache_miss_rate = 0.4944
L2_total_cache_pending_hits = 32362
L2_total_cache_reservation_fails = 504877
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 902197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362986
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4931
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 725
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 673
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7177
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 773449
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23475
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 98339
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 93150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 87612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36033
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3011
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 190
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5531
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10151173
icnt_total_pkts_simt_to_mem=2496211
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.2268
gpu_ipc_2 =     265.8596
gpu_tot_sim_cycle_stream_1 = 1249679
gpu_tot_sim_cycle_stream_2 = 1248470
gpu_sim_insn_1 = 7781456
gpu_sim_insn_2 = 331917712
gpu_sim_cycle = 1249686
gpu_sim_insn = 339699168
gpu_ipc =     271.8276
gpu_tot_sim_cycle = 1249686
gpu_tot_sim_insn = 339699168
gpu_tot_ipc =     271.8276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6634708
gpu_stall_icnt2sh    = 10865645
gpu_total_sim_rate=200530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5948687
	L1I_total_cache_misses = 24840
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 65262, Miss = 51753, Miss_rate = 0.793, Pending_hits = 4021, Reservation_fails = 1094564
	L1D_cache_core[1]: Access = 66425, Miss = 52393, Miss_rate = 0.789, Pending_hits = 4217, Reservation_fails = 1100355
	L1D_cache_core[2]: Access = 63541, Miss = 50511, Miss_rate = 0.795, Pending_hits = 3910, Reservation_fails = 1077065
	L1D_cache_core[3]: Access = 63008, Miss = 50447, Miss_rate = 0.801, Pending_hits = 3993, Reservation_fails = 1087186
	L1D_cache_core[4]: Access = 65705, Miss = 51640, Miss_rate = 0.786, Pending_hits = 4082, Reservation_fails = 1098075
	L1D_cache_core[5]: Access = 61034, Miss = 48606, Miss_rate = 0.796, Pending_hits = 3953, Reservation_fails = 1057865
	L1D_cache_core[6]: Access = 64890, Miss = 51429, Miss_rate = 0.793, Pending_hits = 4026, Reservation_fails = 1107759
	L1D_cache_core[7]: Access = 66160, Miss = 52297, Miss_rate = 0.790, Pending_hits = 4176, Reservation_fails = 1094988
	L1D_cache_core[8]: Access = 61852, Miss = 49004, Miss_rate = 0.792, Pending_hits = 3942, Reservation_fails = 1063650
	L1D_cache_core[9]: Access = 61477, Miss = 48987, Miss_rate = 0.797, Pending_hits = 3699, Reservation_fails = 1069064
	L1D_cache_core[10]: Access = 16921, Miss = 16052, Miss_rate = 0.949, Pending_hits = 174, Reservation_fails = 28714
	L1D_cache_core[11]: Access = 17084, Miss = 16422, Miss_rate = 0.961, Pending_hits = 113, Reservation_fails = 25009
	L1D_cache_core[12]: Access = 18470, Miss = 16893, Miss_rate = 0.915, Pending_hits = 220, Reservation_fails = 33070
	L1D_cache_core[13]: Access = 16866, Miss = 15827, Miss_rate = 0.938, Pending_hits = 143, Reservation_fails = 34811
	L1D_cache_core[14]: Access = 17142, Miss = 16266, Miss_rate = 0.949, Pending_hits = 182, Reservation_fails = 24614
	L1D_cache_core[15]: Access = 17159, Miss = 16186, Miss_rate = 0.943, Pending_hits = 101, Reservation_fails = 29253
	L1D_cache_core[16]: Access = 17336, Miss = 16202, Miss_rate = 0.935, Pending_hits = 200, Reservation_fails = 29995
	L1D_cache_core[17]: Access = 17069, Miss = 16206, Miss_rate = 0.949, Pending_hits = 128, Reservation_fails = 26431
	L1D_cache_core[18]: Access = 15744, Miss = 15089, Miss_rate = 0.958, Pending_hits = 168, Reservation_fails = 24861
	L1D_cache_core[19]: Access = 16932, Miss = 16085, Miss_rate = 0.950, Pending_hits = 133, Reservation_fails = 26967
	L1D_cache_core[20]: Access = 16041, Miss = 15802, Miss_rate = 0.985, Pending_hits = 114, Reservation_fails = 17517
	L1D_cache_core[21]: Access = 15531, Miss = 15449, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 14194
	L1D_cache_core[22]: Access = 15822, Miss = 15526, Miss_rate = 0.981, Pending_hits = 120, Reservation_fails = 17296
	L1D_cache_core[23]: Access = 16435, Miss = 16376, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 11255
	L1D_cache_core[24]: Access = 16210, Miss = 16044, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 14851
	L1D_cache_core[25]: Access = 15760, Miss = 15718, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 16269
	L1D_cache_core[26]: Access = 16359, Miss = 16197, Miss_rate = 0.990, Pending_hits = 96, Reservation_fails = 13887
	L1D_cache_core[27]: Access = 16228, Miss = 16150, Miss_rate = 0.995, Pending_hits = 48, Reservation_fails = 13782
	L1D_cache_core[28]: Access = 16481, Miss = 16353, Miss_rate = 0.992, Pending_hits = 84, Reservation_fails = 14958
	L1D_cache_core[29]: Access = 15928, Miss = 15853, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 16219
	L1D_cache_core[30]: Access = 16189, Miss = 16189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13575
	L1D_cache_core[31]: Access = 15361, Miss = 15361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17903
	L1D_cache_core[32]: Access = 16208, Miss = 16208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17570
	L1D_cache_core[33]: Access = 14956, Miss = 14956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21352
	L1D_cache_core[34]: Access = 14955, Miss = 14955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15085
	L1D_cache_core[35]: Access = 14987, Miss = 14987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20896
	L1D_cache_core[36]: Access = 16066, Miss = 16066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11654
	L1D_cache_core[37]: Access = 15570, Miss = 15570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16286
	L1D_cache_core[38]: Access = 16006, Miss = 16006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16099
	L1D_cache_core[39]: Access = 14868, Miss = 14868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19034
	L1D_cache_core[40]: Access = 15610, Miss = 15610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17151
	L1D_cache_core[41]: Access = 15334, Miss = 15334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19819
	L1D_cache_core[42]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12664
	L1D_cache_core[43]: Access = 15843, Miss = 15843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18412
	L1D_cache_core[44]: Access = 15953, Miss = 15953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[45]: Access = 14755, Miss = 14755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19957
	L1D_cache_core[46]: Access = 16264, Miss = 16264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8649
	L1D_cache_core[47]: Access = 16315, Miss = 16315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10963
	L1D_cache_core[48]: Access = 15534, Miss = 15534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13374
	L1D_cache_core[49]: Access = 15163, Miss = 15163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[50]: Access = 15810, Miss = 15810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15599
	L1D_cache_core[51]: Access = 15589, Miss = 15589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13748
	L1D_cache_core[52]: Access = 16419, Miss = 16419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12555
	L1D_cache_core[53]: Access = 14706, Miss = 14706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19571
	L1D_cache_core[54]: Access = 16078, Miss = 16078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9015
	L1D_cache_core[55]: Access = 15515, Miss = 15515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[56]: Access = 15976, Miss = 15976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[57]: Access = 14773, Miss = 14773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17932
	L1D_cache_core[58]: Access = 15746, Miss = 15746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10497
	L1D_cache_core[59]: Access = 15310, Miss = 15310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19031
	L1D_total_cache_accesses = 1438726
	L1D_total_cache_misses = 1295617
	L1D_total_cache_miss_rate = 0.9005
	L1D_total_cache_pending_hits = 42319
	L1D_total_cache_reservation_fails = 11752027
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 570188
	L1C_total_cache_misses = 10113
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 895263
	L1T_total_cache_miss_rate = 0.3770
	L1T_total_cache_pending_hits = 1479747
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1085678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9389137
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 560075
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10113
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1479747
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 895263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2362890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5923847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2529, 1582, 1676, 1567, 1708, 1956, 1707, 1971, 2147, 1556, 1642, 2466, 1672, 1096, 1702, 2023, 1563, 1522, 1500, 1969, 1576, 1995, 1509, 1869, 1576, 1425, 1578, 1350, 1548, 1323, 1578, 1286, 1591, 1163, 1563, 1194, 2021, 1208, 1120, 1168, 2010, 1158, 1591, 1562, 1518, 1126, 1496, 1515, 
gpgpu_n_tot_thrd_icount = 363494528
gpgpu_n_tot_w_icount = 11359204
gpgpu_n_stall_shd_mem = 22151653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1085678
gpgpu_n_mem_write_global = 212428
gpgpu_n_mem_texture = 895263
gpgpu_n_mem_const = 6329
gpgpu_n_load_insn  = 24357401
gpgpu_n_store_insn = 994637
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 4413062
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12229435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27328822	W0_Idle:8157932	W0_Scoreboard:102951742	W1:166942	W2:129144	W3:127284	W4:98913	W5:70506	W6:33715	W7:17784	W8:5949	W9:2101	W10:619	W11:470	W12:440	W13:311	W14:583	W15:418	W16:654	W17:1881	W18:1789	W19:5337	W20:5010	W21:9614	W22:12514	W23:10944	W24:13199	W25:13291	W26:8830	W27:4991	W28:2910	W29:636	W30:525	W31:0	W32:10612000
Warp Occupancy Distribution:
Stall:22880615	W0_Idle:4840869	W0_Scoreboard:42079984	W1:166942	W2:129144	W3:127284	W4:98913	W5:70506	W6:33715	W7:17784	W8:5949	W9:2101	W10:619	W11:470	W12:440	W13:311	W14:583	W15:418	W16:654	W17:1881	W18:1789	W19:5337	W20:5010	W21:9614	W22:12514	W23:10944	W24:13199	W25:13291	W26:8830	W27:4991	W28:2910	W29:636	W30:525	W31:0	W32:4327832
Warp Occupancy Distribution:
Stall:4448207	W0_Idle:3317063	W0_Scoreboard:60871758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6284168
warp_utilization0: 0.075831
warp_utilization1: 0.067780
warp_utilization2: 0.083877
traffic_breakdown_coretomem[CONST_ACC_R] = 50632 {8:6329,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8685424 {8:1085678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11080960 {40:180779,72:7101,136:24548,}
traffic_breakdown_coretomem[INST_ACC_R] = 26720 {8:3340,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7162104 {8:895263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 455688 {72:6329,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147609232 {136:1085362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1698888 {8:212361,}
traffic_breakdown_memtocore[INST_ACC_R] = 454240 {136:3340,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 121755768 {136:895263,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 621 
averagemflatency_1 = 664 
averagemflatency_2= 573 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1249685 
mrq_lat_table:535799 	24100 	28897 	59148 	163011 	171439 	146928 	79228 	18599 	1565 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6745 	23917 	56293 	159394 	684563 	1007000 	257076 	4292 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	288601 	83914 	117891 	222995 	385195 	552476 	478578 	71788 	1544 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76639 	1716444 	190941 	2920 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	23517 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	329 	2164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        21        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        23        20        28        28        28        25        27        20        20        18        25        31        32        22        27        22 
dram[2]:        24        20        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        20        20        24        30        23        24        22        20        19        15        27        30        32        22        21        26 
dram[4]:        20        25        28        30        27        20        27        20        20        20        19        21        20        28        28        21 
dram[5]:        20        23        28        30        24        26        30        20        20        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      3388      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      3721      4845      4156      5949     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4522      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5054      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      3779      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.528920  1.504513  1.568642  1.543038  1.675342  1.681788  1.543926  1.552438  1.624934  1.631813  1.601637  1.593688  1.445426  1.453206  1.471855  1.455852 
dram[1]:  1.517855  1.535181  1.567524  1.546222  1.650596  1.626351  1.560474  1.532411  1.619447  1.619099  1.592498  1.600135  1.450046  1.428924  1.476568  1.452119 
dram[2]:  1.508165  1.533562  1.578725  1.547371  1.684585  1.652541  1.552674  1.552791  1.609186  1.623224  1.599460  1.600361  1.465882  1.459281  1.444215  1.458328 
dram[3]:  1.505391  1.520028  1.536463  1.570549  1.652770  1.666955  1.538884  1.553192  1.622686  1.622505  1.596586  1.600135  1.461187  1.433888  1.451880  1.470291 
dram[4]:  1.506676  1.507411  1.538777  1.557465  1.697536  1.668152  1.553104  1.556495  1.600402  1.606812  1.584600  1.620487  1.447228  1.452062  1.450110  1.452617 
dram[5]:  1.515555  1.513939  1.552911  1.541178  1.674176  1.675762  1.546923  1.533948  1.618403  1.621458  1.600924  1.600067  1.448348  1.444298  1.467610  1.467969 
average row locality = 1228717/788838 = 1.557629
average row locality_1 = 704566/427983 = 1.646248
average row locality_2 = 524151/360855 = 1.452525
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10181     10211      9930      9809     12003     12025     12905     12776     12734     12567     12147     12173     10699     10695     10361     10298 
dram[1]:     10233     10174      9858      9876     11954     12019     12807     12736     12508     12454     12169     12147     10807     10758     10388     10312 
dram[2]:     10189     10113      9891      9942     11944     11993     12806     12862     12668     12684     12083     12061     10712     10689     10278     10203 
dram[3]:     10127     10147      9837      9777     12076     12224     12821     12694     12530     12678     12188     12053     10927     10804     10466     10252 
dram[4]:     10208     10155      9938      9846     12088     12219     12879     12747     12689     12664     12142     12038     10833     10615     10320     10296 
dram[5]:     10190     10230      9899      9836     12047     12170     12787     12709     12551     12682     12280     12127     10874     10820     10350     10272 
total reads: 1088934
bank skew: 12905/9777 = 1.32
chip skew: 181824/181118 = 1.00
number of total write accesses:
dram[0]:       604       623       925       929      3189      3212      1787      1775      2555      2462      2138      2167       266       252       229       238 
dram[1]:       606       626       925       929      3144      3028      1824      1779      2548      2432      2138      2091       267       229       230       242 
dram[2]:       617       625       928       919      3224      3060      1800      1742      2608      2511      2141      2115       244       152       233       243 
dram[3]:       623       630       929       931      3227      3167      1763      1833      2548      2606      2218      2161       254       138       230       240 
dram[4]:       625       626       935       941      3273      3133      1832      1800      2454      2432      2140      2057       260       123       232       250 
dram[5]:       625       631       931       943      3337      3123      1867      1773      2505      2597      2266      2168       258       122       230       246 
total reads: 139784
bank skew: 3337/122 = 27.35
chip skew: 23622/23038 = 1.03
average mf latency per bank:
dram[0]:        727       727       752       756      1171      1191      1596      1608      1241      1266      1282      1291      1161      1150       847       834
dram[1]:        700       659       732       696      1106      1152      1517      1488      1230      1211      1231      1211      1059      1035       740       730
dram[2]:        714       741       756       772      1181      1266      1572      1643      1237      1282      1301      1321      1162      1477       836       855
dram[3]:        669       698       691       727      1097      1169      1469      1533      1182      1224      1205      1228      1021      1062       736       744
dram[4]:        741       749       775       785      1193      1285      1604      1660      1280      1300      1327      1314      1199      1184       866       870
dram[5]:        655       690       707       744      1095      1205      1471      1560      1205      1231      1209      1222      1026      1044       724       740
maximum mf latency per bank:
dram[0]:       4083      3902      4017      3684      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3725      3343
dram[1]:       3802      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       3356      4799      3405      4075      4111      3989      4080      3540      4786      3686      3904      4186      4100      3492      3307      3216
dram[3]:       4290      3285      4030      3450      3150      3706      5170      3865      4053      4469      4291      4103      3516      3871      3530      4929
dram[4]:       3485      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3523      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3377      3840      3703      4184      3758      4132      3187      3231      2911      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=990405 n_act=131239 n_pre=131223 n_req=197340 n_req_1=49086 n_req_2=148254 n_req_3=0 n_rd=363028 n_write=33690 bw_util=0.4627 bw_util_1=0.1064 bw_util_2=0.3564 bw_util_3=0 blp=5.377316 blp_1= 2.073882 blp_2= 3.833747 blp_3= -nan
 n_activity=1535879 dram_eff=0.497 dram_eff_1=0.1143 dram_eff_2=0.3827 dram_eff_3=0
bk0: 20362a 1283542i bk1: 20422a 1273985i bk2: 19860a 1254224i bk3: 19618a 1253970i bk4: 24006a 1006787i bk5: 24050a 993735i bk6: 25810a 1061843i bk7: 25552a 1053731i bk8: 25468a 1063769i bk9: 25134a 1074220i bk10: 24294a 1095207i bk11: 24346a 1083851i bk12: 21398a 1251934i bk13: 21390a 1251856i bk14: 20722a 1260339i bk15: 20596a 1251641i 
bw_dist = 0.106	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31819
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=990972 n_act=131449 n_pre=131433 n_req=196786 n_req_1=48011 n_req_2=148775 n_req_3=0 n_rd=362400 n_write=33331 bw_util=0.4617 bw_util_1=0.1042 bw_util_2=0.3575 bw_util_3=0 blp=5.331270 blp_1= 2.032476 blp_2= 3.822881 blp_3= -nan
 n_activity=1533354 dram_eff=0.4967 dram_eff_1=0.1121 dram_eff_2=0.3846 dram_eff_3=0
bk0: 20466a 1278640i bk1: 20348a 1279109i bk2: 19716a 1264511i bk3: 19752a 1253913i bk4: 23908a 1020965i bk5: 24038a 1006518i bk6: 25614a 1063456i bk7: 25472a 1060092i bk8: 25016a 1072165i bk9: 24908a 1075160i bk10: 24338a 1098297i bk11: 24294a 1095850i bk12: 21614a 1250970i bk13: 21516a 1249464i bk14: 20776a 1261657i bk15: 20624a 1252480i 
bw_dist = 0.104	0.358	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=992108 n_act=130914 n_pre=130898 n_req=196767 n_req_1=48339 n_req_2=148428 n_req_3=0 n_rd=362236 n_write=33429 bw_util=0.4615 bw_util_1=0.1048 bw_util_2=0.3567 bw_util_3=0 blp=5.386552 blp_1= 2.052476 blp_2= 3.851759 blp_3= -nan
 n_activity=1533933 dram_eff=0.4963 dram_eff_1=0.1127 dram_eff_2=0.3836 dram_eff_3=0
bk0: 20378a 1277550i bk1: 20226a 1277797i bk2: 19782a 1256414i bk3: 19884a 1247212i bk4: 23888a 1006205i bk5: 23986a 999950i bk6: 25612a 1065661i bk7: 25724a 1055457i bk8: 25336a 1062158i bk9: 25368a 1056239i bk10: 24166a 1093416i bk11: 24122a 1090841i bk12: 21424a 1256088i bk13: 21378a 1260291i bk14: 20556a 1256472i bk15: 20406a 1253846i 
bw_dist = 0.105	0.357	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30759
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=988927 n_act=131783 n_pre=131767 n_req=197467 n_req_1=48686 n_req_2=148781 n_req_3=0 n_rd=363202 n_write=33906 bw_util=0.463 bw_util_1=0.1055 bw_util_2=0.3575 bw_util_3=0 blp=5.298035 blp_1= 2.035389 blp_2= 3.788813 blp_3= -nan
 n_activity=1542842 dram_eff=0.495 dram_eff_1=0.1128 dram_eff_2=0.3822 dram_eff_3=0
bk0: 20254a 1281743i bk1: 20294a 1276549i bk2: 19674a 1263619i bk3: 19554a 1260574i bk4: 24152a 1008816i bk5: 24448a 1002602i bk6: 25642a 1071553i bk7: 25388a 1059541i bk8: 25060a 1078666i bk9: 25356a 1063339i bk10: 24376a 1090389i bk11: 24106a 1092278i bk12: 21854a 1253727i bk13: 21608a 1259932i bk14: 20932a 1257969i bk15: 20504a 1258775i 
bw_dist = 0.105	0.357	0.000	0.472	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99125
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=989664 n_act=131568 n_pre=131552 n_req=197261 n_req_1=49018 n_req_2=148243 n_req_3=0 n_rd=363349 n_write=33452 bw_util=0.4628 bw_util_1=0.1065 bw_util_2=0.3563 bw_util_3=0 blp=5.397011 blp_1= 2.058483 blp_2= 3.841637 blp_3= -nan
 n_activity=1532912 dram_eff=0.4981 dram_eff_1=0.1146 dram_eff_2=0.3834 dram_eff_3=0
bk0: 20416a 1273570i bk1: 20310a 1272869i bk2: 19876a 1250309i bk3: 19692a 1248969i bk4: 24175a 1003901i bk5: 24438a 993975i bk6: 25758a 1061540i bk7: 25494a 1047941i bk8: 25378a 1064086i bk9: 25328a 1065561i bk10: 24284a 1096304i bk11: 24076a 1097518i bk12: 21666a 1247791i bk13: 21230a 1265537i bk14: 20636a 1258850i bk15: 20592a 1245763i 
bw_dist = 0.107	0.356	0.000	0.466	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.42797
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1649585 n_nop=988109 n_act=131889 n_pre=131873 n_req=197813 n_req_1=49027 n_req_2=148786 n_req_3=0 n_rd=363648 n_write=34066 bw_util=0.4637 bw_util_1=0.1061 bw_util_2=0.3576 bw_util_3=0 blp=5.333285 blp_1= 2.052568 blp_2= 3.801866 blp_3= -nan
 n_activity=1538484 dram_eff=0.4972 dram_eff_1=0.1138 dram_eff_2=0.3834 dram_eff_3=0
bk0: 20380a 1284125i bk1: 20460a 1276728i bk2: 19798a 1261547i bk3: 19672a 1254640i bk4: 24094a 1003480i bk5: 24340a 1000060i bk6: 25574a 1065286i bk7: 25418a 1060021i bk8: 25102a 1078100i bk9: 25364a 1057661i bk10: 24560a 1085415i bk11: 24254a 1089218i bk12: 21748a 1250035i bk13: 21640a 1259060i bk14: 20700a 1263051i bk15: 20544a 1256486i 
bw_dist = 0.106	0.358	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.01585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 184470, Miss = 90961, Miss_rate = 0.493, Pending_hits = 2678, Reservation_fails = 46672
L2_cache_bank[1]: Access = 184043, Miss = 90557, Miss_rate = 0.492, Pending_hits = 2651, Reservation_fails = 48394
L2_cache_bank[2]: Access = 182482, Miss = 90724, Miss_rate = 0.497, Pending_hits = 2632, Reservation_fails = 34548
L2_cache_bank[3]: Access = 181899, Miss = 90480, Miss_rate = 0.497, Pending_hits = 2666, Reservation_fails = 30041
L2_cache_bank[4]: Access = 184593, Miss = 90571, Miss_rate = 0.491, Pending_hits = 2702, Reservation_fails = 44614
L2_cache_bank[5]: Access = 186603, Miss = 90551, Miss_rate = 0.485, Pending_hits = 2774, Reservation_fails = 49522
L2_cache_bank[6]: Access = 181679, Miss = 90974, Miss_rate = 0.501, Pending_hits = 2756, Reservation_fails = 31470
L2_cache_bank[7]: Access = 182281, Miss = 90635, Miss_rate = 0.497, Pending_hits = 2650, Reservation_fails = 41965
L2_cache_bank[8]: Access = 184441, Miss = 91097, Miss_rate = 0.494, Pending_hits = 2710, Reservation_fails = 52768
L2_cache_bank[9]: Access = 185171, Miss = 90583, Miss_rate = 0.489, Pending_hits = 2752, Reservation_fails = 55008
L2_cache_bank[10]: Access = 181959, Miss = 90979, Miss_rate = 0.500, Pending_hits = 2604, Reservation_fails = 31939
L2_cache_bank[11]: Access = 183161, Miss = 90848, Miss_rate = 0.496, Pending_hits = 2787, Reservation_fails = 37936
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184470, Miss = 90961 (0.493), PendingHit = 2678 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184043, Miss = 90557 (0.492), PendingHit = 2651 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182482, Miss = 90724 (0.497), PendingHit = 2632 (0.0144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181899, Miss = 90480 (0.497), PendingHit = 2666 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184593, Miss = 90571 (0.491), PendingHit = 2702 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 186603, Miss = 90551 (0.485), PendingHit = 2774 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181679, Miss = 90974 (0.501), PendingHit = 2756 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182281, Miss = 90635 (0.497), PendingHit = 2650 (0.0145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184441, Miss = 91097 (0.494), PendingHit = 2710 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 185171, Miss = 90583 (0.489), PendingHit = 2752 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181959, Miss = 90979 (0.5), PendingHit = 2604 (0.0143)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 183161, Miss = 90848 (0.496), PendingHit = 2787 (0.0152)
L2 Cache Total Miss Rate = 0.494
Stream 1: L2 Cache Miss Rate = 0.494
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1167764
Stream 1: Misses  = 576295
Stream 2: Accesses  = 1035018
Stream 2: Misses  = 512665
Stream 1+2: Accesses  = 2202782
Stream 1+2: Misses  = 1088960
Total Accesses  = 2202782
MPKI-CORES
CORE_L2MPKI_0	36.142
CORE_L2MPKI_1	39.874
CORE_L2MPKI_2	35.839
CORE_L2MPKI_3	39.960
CORE_L2MPKI_4	35.475
CORE_L2MPKI_5	36.810
CORE_L2MPKI_6	37.139
CORE_L2MPKI_7	38.385
CORE_L2MPKI_8	36.030
CORE_L2MPKI_9	39.671
CORE_L2MPKI_10	2.603
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.650
CORE_L2MPKI_13	2.579
CORE_L2MPKI_14	2.585
CORE_L2MPKI_15	2.589
CORE_L2MPKI_16	2.526
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.550
CORE_L2MPKI_19	2.570
CORE_L2MPKI_20	2.532
CORE_L2MPKI_21	2.594
CORE_L2MPKI_22	2.545
CORE_L2MPKI_23	2.604
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.580
CORE_L2MPKI_26	2.563
CORE_L2MPKI_27	2.628
CORE_L2MPKI_28	2.575
CORE_L2MPKI_29	2.583
CORE_L2MPKI_30	2.517
CORE_L2MPKI_31	2.614
CORE_L2MPKI_32	2.559
CORE_L2MPKI_33	2.563
CORE_L2MPKI_34	2.625
CORE_L2MPKI_35	2.697
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.567
CORE_L2MPKI_38	2.541
CORE_L2MPKI_39	2.591
CORE_L2MPKI_40	2.585
CORE_L2MPKI_41	2.570
CORE_L2MPKI_42	2.586
CORE_L2MPKI_43	2.581
CORE_L2MPKI_44	2.618
CORE_L2MPKI_45	2.625
CORE_L2MPKI_46	2.537
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.660
CORE_L2MPKI_49	2.617
CORE_L2MPKI_50	2.583
CORE_L2MPKI_51	2.534
CORE_L2MPKI_52	2.500
CORE_L2MPKI_53	2.607
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.556
CORE_L2MPKI_56	2.578
CORE_L2MPKI_57	2.554
CORE_L2MPKI_58	2.578
CORE_L2MPKI_59	2.537
Avg_MPKI_Stream1= 14.233
Avg_MPKI_Stream2= 2.578
MISSES-CORES
CORE_MISSES_0	23031
CORE_MISSES_1	23410
CORE_MISSES_2	22731
CORE_MISSES_3	23252
CORE_MISSES_4	23075
CORE_MISSES_5	21796
CORE_MISSES_6	23434
CORE_MISSES_7	23116
CORE_MISSES_8	22251
CORE_MISSES_9	22252
CORE_MISSES_10	17421
CORE_MISSES_11	17894
CORE_MISSES_12	17926
CORE_MISSES_13	16700
CORE_MISSES_14	17429
CORE_MISSES_15	17073
CORE_MISSES_16	16737
CORE_MISSES_17	17533
CORE_MISSES_18	16119
CORE_MISSES_19	17044
CORE_MISSES_20	17138
CORE_MISSES_21	17174
CORE_MISSES_22	16902
CORE_MISSES_23	18255
CORE_MISSES_24	17768
CORE_MISSES_25	17334
CORE_MISSES_26	17825
CORE_MISSES_27	18100
CORE_MISSES_28	18052
CORE_MISSES_29	17523
CORE_MISSES_30	17370
CORE_MISSES_31	17079
CORE_MISSES_32	17675
CORE_MISSES_33	16314
CORE_MISSES_34	16706
CORE_MISSES_35	17080
CORE_MISSES_36	17667
CORE_MISSES_37	16989
CORE_MISSES_38	17294
CORE_MISSES_39	16425
CORE_MISSES_40	17114
CORE_MISSES_41	16701
CORE_MISSES_42	17586
CORE_MISSES_43	17339
CORE_MISSES_44	17799
CORE_MISSES_45	16355
CORE_MISSES_46	17571
CORE_MISSES_47	17664
CORE_MISSES_48	17531
CORE_MISSES_49	16918
CORE_MISSES_50	17359
CORE_MISSES_51	16851
CORE_MISSES_52	17508
CORE_MISSES_53	16291
CORE_MISSES_54	17303
CORE_MISSES_55	16857
CORE_MISSES_56	17493
CORE_MISSES_57	16049
CORE_MISSES_58	17307
CORE_MISSES_59	16470
L2_MISSES = 1088960
L2_total_cache_accesses = 2202782
L2_total_cache_misses = 1088960
L2_total_cache_miss_rate = 0.4944
L2_total_cache_pending_hits = 32362
L2_total_cache_reservation_fails = 504877
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 902197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362986
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4931
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 725
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 673
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7177
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 773449
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23475
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 98339
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 93150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 87612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36033
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3011
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 190
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5531
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10151173
icnt_total_pkts_simt_to_mem=2496211
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9759
gpu_ipc_2 =     265.3797
gpu_tot_sim_cycle_stream_1 = 1366013
gpu_tot_sim_cycle_stream_2 = 1364416
gpu_sim_insn_1 = 8163181
gpu_sim_insn_2 = 362088304
gpu_sim_cycle = 1366020
gpu_sim_insn = 370251485
gpu_ipc =     271.0440
gpu_tot_sim_cycle = 1366020
gpu_tot_sim_insn = 370251485
gpu_tot_ipc =     271.0440
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7286706
gpu_stall_icnt2sh    = 11915570
gpu_total_sim_rate=200244

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6464096
	L1I_total_cache_misses = 26601
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 71222, Miss = 56722, Miss_rate = 0.796, Pending_hits = 4369, Reservation_fails = 1204668
	L1D_cache_core[1]: Access = 72752, Miss = 57713, Miss_rate = 0.793, Pending_hits = 4626, Reservation_fails = 1210075
	L1D_cache_core[2]: Access = 69608, Miss = 55551, Miss_rate = 0.798, Pending_hits = 4247, Reservation_fails = 1187082
	L1D_cache_core[3]: Access = 68935, Miss = 55393, Miss_rate = 0.804, Pending_hits = 4348, Reservation_fails = 1197349
	L1D_cache_core[4]: Access = 71963, Miss = 56786, Miss_rate = 0.789, Pending_hits = 4484, Reservation_fails = 1207874
	L1D_cache_core[5]: Access = 66915, Miss = 53529, Miss_rate = 0.800, Pending_hits = 4305, Reservation_fails = 1168073
	L1D_cache_core[6]: Access = 71079, Miss = 56576, Miss_rate = 0.796, Pending_hits = 4396, Reservation_fails = 1217620
	L1D_cache_core[7]: Access = 72202, Miss = 57378, Miss_rate = 0.795, Pending_hits = 4546, Reservation_fails = 1205025
	L1D_cache_core[8]: Access = 67770, Miss = 53951, Miss_rate = 0.796, Pending_hits = 4300, Reservation_fails = 1173800
	L1D_cache_core[9]: Access = 67464, Miss = 53999, Miss_rate = 0.800, Pending_hits = 4047, Reservation_fails = 1179141
	L1D_cache_core[10]: Access = 18570, Miss = 17701, Miss_rate = 0.953, Pending_hits = 174, Reservation_fails = 29864
	L1D_cache_core[11]: Access = 18511, Miss = 17849, Miss_rate = 0.964, Pending_hits = 113, Reservation_fails = 26511
	L1D_cache_core[12]: Access = 20195, Miss = 18618, Miss_rate = 0.922, Pending_hits = 220, Reservation_fails = 33121
	L1D_cache_core[13]: Access = 18248, Miss = 17209, Miss_rate = 0.943, Pending_hits = 143, Reservation_fails = 36686
	L1D_cache_core[14]: Access = 18831, Miss = 17955, Miss_rate = 0.953, Pending_hits = 182, Reservation_fails = 25567
	L1D_cache_core[15]: Access = 18542, Miss = 17569, Miss_rate = 0.948, Pending_hits = 101, Reservation_fails = 30426
	L1D_cache_core[16]: Access = 18697, Miss = 17563, Miss_rate = 0.939, Pending_hits = 200, Reservation_fails = 32191
	L1D_cache_core[17]: Access = 18451, Miss = 17588, Miss_rate = 0.953, Pending_hits = 128, Reservation_fails = 28012
	L1D_cache_core[18]: Access = 17481, Miss = 16826, Miss_rate = 0.963, Pending_hits = 168, Reservation_fails = 25181
	L1D_cache_core[19]: Access = 18328, Miss = 17481, Miss_rate = 0.954, Pending_hits = 133, Reservation_fails = 27840
	L1D_cache_core[20]: Access = 17671, Miss = 17432, Miss_rate = 0.986, Pending_hits = 114, Reservation_fails = 17649
	L1D_cache_core[21]: Access = 17178, Miss = 17096, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 14651
	L1D_cache_core[22]: Access = 17312, Miss = 17016, Miss_rate = 0.983, Pending_hits = 120, Reservation_fails = 17350
	L1D_cache_core[23]: Access = 17553, Miss = 17494, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 13431
	L1D_cache_core[24]: Access = 17915, Miss = 17749, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 15053
	L1D_cache_core[25]: Access = 17019, Miss = 16977, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 18757
	L1D_cache_core[26]: Access = 17925, Miss = 17763, Miss_rate = 0.991, Pending_hits = 96, Reservation_fails = 15743
	L1D_cache_core[27]: Access = 17537, Miss = 17459, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 16467
	L1D_cache_core[28]: Access = 18050, Miss = 17922, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 15307
	L1D_cache_core[29]: Access = 17069, Miss = 16994, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 19412
	L1D_cache_core[30]: Access = 17334, Miss = 17334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14371
	L1D_cache_core[31]: Access = 16619, Miss = 16619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21032
	L1D_cache_core[32]: Access = 17557, Miss = 17557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19216
	L1D_cache_core[33]: Access = 16072, Miss = 16072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24668
	L1D_cache_core[34]: Access = 16602, Miss = 16602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15237
	L1D_cache_core[35]: Access = 16103, Miss = 16103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25330
	L1D_cache_core[36]: Access = 17624, Miss = 17624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11819
	L1D_cache_core[37]: Access = 16686, Miss = 16686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19807
	L1D_cache_core[38]: Access = 17564, Miss = 17564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16592
	L1D_cache_core[39]: Access = 15985, Miss = 15985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21727
	L1D_cache_core[40]: Access = 17077, Miss = 17077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18173
	L1D_cache_core[41]: Access = 16493, Miss = 16493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23425
	L1D_cache_core[42]: Access = 17461, Miss = 17461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13381
	L1D_cache_core[43]: Access = 17148, Miss = 17148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19777
	L1D_cache_core[44]: Access = 17068, Miss = 17068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14118
	L1D_cache_core[45]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23575
	L1D_cache_core[46]: Access = 17753, Miss = 17753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9807
	L1D_cache_core[47]: Access = 17580, Miss = 17580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13488
	L1D_cache_core[48]: Access = 17011, Miss = 17011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14219
	L1D_cache_core[49]: Access = 16460, Miss = 16460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21163
	L1D_cache_core[50]: Access = 17381, Miss = 17381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16063
	L1D_cache_core[51]: Access = 16959, Miss = 16959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15923
	L1D_cache_core[52]: Access = 18065, Miss = 18065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12850
	L1D_cache_core[53]: Access = 16087, Miss = 16087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21921
	L1D_cache_core[54]: Access = 17653, Miss = 17653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9192
	L1D_cache_core[55]: Access = 17105, Miss = 17105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19580
	L1D_cache_core[56]: Access = 17667, Miss = 17667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[57]: Access = 16155, Miss = 16155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19413
	L1D_cache_core[58]: Access = 17344, Miss = 17344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10497
	L1D_cache_core[59]: Access = 16693, Miss = 16693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19899
	L1D_total_cache_accesses = 1570171
	L1D_total_cache_misses = 1417037
	L1D_total_cache_miss_rate = 0.9025
	L1D_total_cache_pending_hits = 45968
	L1D_total_cache_reservation_fails = 12926386
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 617149
	L1C_total_cache_misses = 10303
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 976343
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 1614577
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1194057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10468126
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 606846
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10303
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1614577
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 976343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 222980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2458260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6437495
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1586, 1988, 1567, 2006, 1956, 2013, 1971, 2445, 1556, 1927, 2466, 1938, 1096, 1967, 2023, 1563, 1522, 1500, 1969, 1576, 1995, 1509, 1939, 1576, 1561, 1578, 1533, 1548, 1507, 1578, 1461, 1591, 1310, 1563, 1268, 2021, 1251, 1120, 1198, 2010, 1179, 1591, 1594, 1518, 1134, 1496, 1521, 
gpgpu_n_tot_thrd_icount = 395060192
gpgpu_n_tot_w_icount = 12345631
gpgpu_n_stall_shd_mem = 24325874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1194057
gpgpu_n_mem_write_global = 225489
gpgpu_n_mem_texture = 976343
gpgpu_n_mem_const = 6459
gpgpu_n_load_insn  = 26554017
gpgpu_n_store_insn = 1068418
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4748423
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13457845
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30202158	W0_Idle:8629006	W0_Scoreboard:112580966	W1:169345	W2:132772	W3:131622	W4:102745	W5:73062	W6:35142	W7:18349	W8:6354	W9:2299	W10:722	W11:606	W12:533	W13:418	W14:685	W15:480	W16:897	W17:2041	W18:2088	W19:6088	W20:6016	W21:10776	W22:14462	W23:12251	W24:15085	W25:15494	W26:9907	W27:5704	W28:3153	W29:876	W30:591	W31:0	W32:11565187
Warp Occupancy Distribution:
Stall:25285381	W0_Idle:4967941	W0_Scoreboard:46098254	W1:169345	W2:132772	W3:131622	W4:102745	W5:73062	W6:35142	W7:18349	W8:6354	W9:2299	W10:722	W11:606	W12:533	W13:418	W14:685	W15:480	W16:897	W17:2041	W18:2088	W19:6088	W20:6016	W21:10776	W22:14462	W23:12251	W24:15085	W25:15494	W26:9907	W27:5704	W28:3153	W29:876	W30:591	W31:0	W32:4724505
Warp Occupancy Distribution:
Stall:4916777	W0_Idle:3661065	W0_Scoreboard:66482712	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6840682
warp_utilization0: 0.075390
warp_utilization1: 0.067253
warp_utilization2: 0.083524
traffic_breakdown_coretomem[CONST_ACC_R] = 51672 {8:6459,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9552456 {8:1194057,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837928 {40:190965,72:7749,136:26775,}
traffic_breakdown_coretomem[INST_ACC_R] = 28880 {8:3610,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7810744 {8:976343,}
traffic_breakdown_memtocore[CONST_ACC_R] = 465048 {72:6459,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 162348232 {136:1193737,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1803144 {8:225393,}
traffic_breakdown_memtocore[INST_ACC_R] = 490960 {136:3610,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 132782648 {136:976343,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 624 
averagemflatency_1 = 666 
averagemflatency_2= 575 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1366019 
mrq_lat_table:585211 	26343 	31556 	64674 	178910 	187752 	160414 	86145 	20104 	1675 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7216 	25766 	60791 	172832 	743864 	1102602 	284117 	4706 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	313942 	90937 	127863 	242645 	421064 	602405 	526025 	79365 	1670 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	82490 	1881822 	209069 	3148 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	36549 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	347 	2379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        22        20        19        23        27        30        32        22        21        26 
dram[4]:        20        32        28        30        27        20        27        20        20        20        19        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5247      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5151      6887      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4779      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5070      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      4237      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.537703  1.509929  1.565812  1.540308  1.677033  1.681483  1.540931  1.550673  1.617776  1.624539  1.595000  1.589232  1.445735  1.458348  1.478577  1.466701 
dram[1]:  1.519324  1.542428  1.567399  1.550450  1.650045  1.630379  1.559030  1.532033  1.612367  1.609007  1.584645  1.594253  1.449684  1.434695  1.483067  1.459182 
dram[2]:  1.514256  1.538351  1.570994  1.542879  1.677077  1.657924  1.552845  1.554416  1.601467  1.616740  1.595277  1.596564  1.464333  1.459532  1.455834  1.468606 
dram[3]:  1.514169  1.525439  1.535640  1.567232  1.659895  1.663396  1.537200  1.552758  1.619057  1.615549  1.588580  1.593442  1.460805  1.432845  1.457307  1.477803 
dram[4]:  1.513259  1.513489  1.541145  1.554199  1.701255  1.667895  1.547705  1.557414  1.598293  1.600196  1.577285  1.611369  1.447547  1.449075  1.461470  1.461782 
dram[5]:  1.523565  1.519964  1.552422  1.541178  1.677297  1.671606  1.543820  1.531271  1.619559  1.614749  1.593684  1.596032  1.451234  1.447349  1.473477  1.475758 
average row locality = 1342787/862198 = 1.557400
average row locality_1 = 772540/468871 = 1.647660
average row locality_2 = 570247/393327 = 1.449804
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11172     11168     10913     10810     13167     13126     13886     13777     13917     13719     13502     13534     11764     11778     11298     11231 
dram[1]:     11190     11119     10844     10879     13122     13128     13806     13807     13738     13639     13345     13336     11878     11827     11310     11221 
dram[2]:     11160     11053     10885     10940     13068     13087     13787     13899     13850     13866     13464     13469     11779     11747     11203     11151 
dram[3]:     11111     11110     10811     10737     13206     13323     13873     13803     13792     13892     13367     13218     11979     11864     11410     11204 
dram[4]:     11174     11137     10927     10834     13213     13320     13914     13792     13869     13804     13526     13415     11893     11677     11267     11231 
dram[5]:     11164     11213     10886     10814     13170     13292     13807     13747     13800     13896     13449     13313     11953     11869     11282     11218 
total reads: 1191925
bank skew: 13917/10737 = 1.30
chip skew: 198993/198189 = 1.00
number of total write accesses:
dram[0]:       676       694       995       998      3496      3519      1907      1891      2683      2580      2255      2317       305       284       297       309 
dram[1]:       682       696       993       999      3456      3316      1948      1904      2663      2546      2259      2201       295       256       295       308 
dram[2]:       683       700       998       988      3525      3348      1934      1869      2746      2649      2275      2238       271       173       301       310 
dram[3]:       698       703       995      1000      3544      3459      1871      1987      2690      2732      2352      2283       283       159       298       314 
dram[4]:       696       700      1003      1009      3592      3429      1967      1941      2611      2558      2250      2175       291       146       302       320 
dram[5]:       700       702      1004      1014      3660      3405      1994      1898      2645      2723      2397      2293       279       144       301       318 
total reads: 150866
bank skew: 3660/144 = 25.42
chip skew: 25477/24817 = 1.03
average mf latency per bank:
dram[0]:        736       722       788       779      1190      1187      1661      1641      1270      1264      1276      1258      1145      1116       844       819
dram[1]:        693       662       740       728      1098      1161      1547      1541      1227      1222      1199      1189      1026      1012       731       725
dram[2]:        714       749       767       808      1180      1289      1613      1702      1243      1300      1275      1313      1131      1435       824       850
dram[3]:        671       694       725       742      1103      1179      1518      1571      1191      1231      1185      1203       997      1029       734       736
dram[4]:        745       750       812       811      1206      1294      1654      1702      1288      1308      1308      1291      1177      1153       856       859
dram[5]:        653       690       721       765      1093      1210      1515      1604      1205      1239      1182      1200       995      1018       718       735
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3725      3343
dram[1]:       3802      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       3356      4799      3405      4075      4111      4064      4080      3540      4786      3686      3904      4186      4100      3492      4414      3216
dram[3]:       4290      3285      4030      3450      3150      3706      5170      3865      4053      4469      4291      4103      3516      3871      3530      4929
dram[4]:       3694      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3562      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3629      3840      3703      4184      3758      4367      3187      3231      3350      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1082309 n_act=143497 n_pre=143481 n_req=215909 n_req_1=54198 n_req_2=161711 n_req_3=0 n_rd=397524 n_write=36335 bw_util=0.4633 bw_util_1=0.1077 bw_util_2=0.3556 bw_util_3=0 blp=5.371277 blp_1= 2.075287 blp_2= 3.828737 blp_3= -nan
 n_activity=1678937 dram_eff=0.4976 dram_eff_1=0.1157 dram_eff_2=0.3819 dram_eff_3=0
bk0: 22344a 1400749i bk1: 22336a 1392003i bk2: 21826a 1368901i bk3: 21620a 1368549i bk4: 26334a 1097884i bk5: 26252a 1087882i bk6: 27772a 1170919i bk7: 27554a 1164068i bk8: 27834a 1169696i bk9: 27438a 1182382i bk10: 27004a 1192986i bk11: 27068a 1181501i bk12: 23528a 1362789i bk13: 23556a 1365649i bk14: 22596a 1373016i bk15: 22462a 1365980i 
bw_dist = 0.108	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.3125
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1083835 n_act=143549 n_pre=143533 n_req=215078 n_req_1=52830 n_req_2=162248 n_req_3=0 n_rd=396376 n_write=35853 bw_util=0.4618 bw_util_1=0.1051 bw_util_2=0.3567 bw_util_3=0 blp=5.304737 blp_1= 2.029609 blp_2= 3.808691 blp_3= -nan
 n_activity=1676927 dram_eff=0.4966 dram_eff_1=0.1131 dram_eff_2=0.3835 dram_eff_3=0
bk0: 22380a 1397107i bk1: 22238a 1398150i bk2: 21688a 1381443i bk3: 21758a 1368844i bk4: 26244a 1114634i bk5: 26256a 1102112i bk6: 27612a 1175266i bk7: 27614a 1167598i bk8: 27476a 1180164i bk9: 27278a 1180126i bk10: 26690a 1204775i bk11: 26670a 1200926i bk12: 23756a 1366432i bk13: 23654a 1364270i bk14: 22620a 1379318i bk15: 22442a 1369550i 
bw_dist = 0.105	0.357	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81018
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1083865 n_act=143214 n_pre=143200 n_req=215387 n_req_1=53461 n_req_2=161926 n_req_3=0 n_rd=396814 n_write=36053 bw_util=0.4623 bw_util_1=0.1063 bw_util_2=0.356 bw_util_3=0 blp=5.390263 blp_1= 2.053122 blp_2= 3.852464 blp_3= -nan
 n_activity=1676034 dram_eff=0.4974 dram_eff_1=0.1144 dram_eff_2=0.383 dram_eff_3=0
bk0: 22320a 1395633i bk1: 22106a 1394410i bk2: 21770a 1369542i bk3: 21880a 1360492i bk4: 26136a 1098453i bk5: 26174a 1092031i bk6: 27574a 1175068i bk7: 27798a 1161750i bk8: 27700a 1167310i bk9: 27732a 1160146i bk10: 26928a 1190873i bk11: 26938a 1186905i bk12: 23558a 1369075i bk13: 23492a 1373367i bk14: 22406a 1372717i bk15: 22302a 1367248i 
bw_dist = 0.106	0.356	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33994
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1081181 n_act=144018 n_pre=144002 n_req=215929 n_req_1=53636 n_req_2=162293 n_req_3=0 n_rd=397400 n_write=36545 bw_util=0.4633 bw_util_1=0.1065 bw_util_2=0.3567 bw_util_3=0 blp=5.293235 blp_1= 2.034234 blp_2= 3.788549 blp_3= -nan
 n_activity=1684848 dram_eff=0.4958 dram_eff_1=0.114 dram_eff_2=0.3818 dram_eff_3=0
bk0: 22222a 1398154i bk1: 22220a 1393426i bk2: 21622a 1379900i bk3: 21474a 1377147i bk4: 26412a 1103477i bk5: 26646a 1095799i bk6: 27746a 1181650i bk7: 27606a 1165245i bk8: 27584a 1182322i bk9: 27784a 1168023i bk10: 26734a 1195422i bk11: 26436a 1197431i bk12: 23958a 1368818i bk13: 23728a 1373747i bk14: 22820a 1372780i bk15: 22408a 1373272i 
bw_dist = 0.107	0.357	0.000	0.471	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9486
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1081208 n_act=143916 n_pre=143900 n_req=215900 n_req_1=54155 n_req_2=161745 n_req_3=0 n_rd=397986 n_write=36136 bw_util=0.4636 bw_util_1=0.1079 bw_util_2=0.3557 bw_util_3=0 blp=5.395438 blp_1= 2.058965 blp_2= 3.840490 blp_3= -nan
 n_activity=1676281 dram_eff=0.4987 dram_eff_1=0.1161 dram_eff_2=0.3826 dram_eff_3=0
bk0: 22348a 1391003i bk1: 22274a 1388854i bk2: 21854a 1364822i bk3: 21668a 1361745i bk4: 26426a 1095062i bk5: 26640a 1086270i bk6: 27828a 1167166i bk7: 27584a 1153942i bk8: 27738a 1167279i bk9: 27608a 1171473i bk10: 27052a 1196849i bk11: 26830a 1196000i bk12: 23786a 1361090i bk13: 23354a 1378970i bk14: 22534a 1373244i bk15: 22462a 1361331i 
bw_dist = 0.108	0.356	0.000	0.466	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.42407
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1080710 n_act=144004 n_pre=143990 n_req=216191 n_req_1=53913 n_req_2=162278 n_req_3=0 n_rd=397736 n_write=36706 bw_util=0.4638 bw_util_1=0.107 bw_util_2=0.3568 bw_util_3=0 blp=5.314238 blp_1= 2.052589 blp_2= 3.793989 blp_3= -nan
 n_activity=1683343 dram_eff=0.4968 dram_eff_1=0.1146 dram_eff_2=0.3822 dram_eff_3=0
bk0: 22328a 1402686i bk1: 22426a 1393179i bk2: 21772a 1378054i bk3: 21624a 1369641i bk4: 26340a 1096518i bk5: 26580a 1093012i bk6: 27614a 1174953i bk7: 27494a 1168630i bk8: 27600a 1184251i bk9: 27792a 1162709i bk10: 26898a 1191081i bk11: 26626a 1193010i bk12: 23904a 1365254i bk13: 23738a 1373042i bk14: 22564a 1378786i bk15: 22436a 1371323i 
bw_dist = 0.107	0.357	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 201743, Miss = 99620, Miss_rate = 0.494, Pending_hits = 2931, Reservation_fails = 53173
L2_cache_bank[1]: Access = 200800, Miss = 99144, Miss_rate = 0.494, Pending_hits = 2885, Reservation_fails = 51804
L2_cache_bank[2]: Access = 198922, Miss = 99233, Miss_rate = 0.499, Pending_hits = 2851, Reservation_fails = 36426
L2_cache_bank[3]: Access = 198780, Miss = 98966, Miss_rate = 0.498, Pending_hits = 2883, Reservation_fails = 32434
L2_cache_bank[4]: Access = 201491, Miss = 99196, Miss_rate = 0.492, Pending_hits = 2916, Reservation_fails = 47323
L2_cache_bank[5]: Access = 203859, Miss = 99215, Miss_rate = 0.487, Pending_hits = 2998, Reservation_fails = 56321
L2_cache_bank[6]: Access = 198567, Miss = 99555, Miss_rate = 0.501, Pending_hits = 2967, Reservation_fails = 33348
L2_cache_bank[7]: Access = 199078, Miss = 99162, Miss_rate = 0.498, Pending_hits = 2849, Reservation_fails = 43580
L2_cache_bank[8]: Access = 201541, Miss = 99788, Miss_rate = 0.495, Pending_hits = 2949, Reservation_fails = 58939
L2_cache_bank[9]: Access = 202316, Miss = 99214, Miss_rate = 0.490, Pending_hits = 2996, Reservation_fails = 59427
L2_cache_bank[10]: Access = 198522, Miss = 99512, Miss_rate = 0.501, Pending_hits = 2853, Reservation_fails = 34407
L2_cache_bank[11]: Access = 200110, Miss = 99365, Miss_rate = 0.497, Pending_hits = 3013, Reservation_fails = 40553
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201743, Miss = 99620 (0.494), PendingHit = 2931 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200800, Miss = 99144 (0.494), PendingHit = 2885 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198922, Miss = 99233 (0.499), PendingHit = 2851 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198780, Miss = 98966 (0.498), PendingHit = 2883 (0.0145)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201491, Miss = 99196 (0.492), PendingHit = 2916 (0.0145)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203859, Miss = 99215 (0.487), PendingHit = 2998 (0.0147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198567, Miss = 99555 (0.501), PendingHit = 2967 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199078, Miss = 99162 (0.498), PendingHit = 2849 (0.0143)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201541, Miss = 99788 (0.495), PendingHit = 2949 (0.0146)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202316, Miss = 99214 (0.49), PendingHit = 2996 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198522, Miss = 99512 (0.501), PendingHit = 2853 (0.0144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200110, Miss = 99365 (0.497), PendingHit = 3013 (0.0151)
L2 Cache Total Miss Rate = 0.495
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1279382
Stream 1: Misses  = 634011
Stream 2: Accesses  = 1126347
Stream 2: Misses  = 557959
Stream 1+2: Accesses  = 2405729
Stream 1+2: Misses  = 1191970
Total Accesses  = 2405729
MPKI-CORES
CORE_L2MPKI_0	37.843
CORE_L2MPKI_1	41.516
CORE_L2MPKI_2	37.618
CORE_L2MPKI_3	41.578
CORE_L2MPKI_4	37.064
CORE_L2MPKI_5	38.483
CORE_L2MPKI_6	38.759
CORE_L2MPKI_7	40.007
CORE_L2MPKI_8	37.738
CORE_L2MPKI_9	41.270
CORE_L2MPKI_10	2.603
CORE_L2MPKI_11	2.619
CORE_L2MPKI_12	2.645
CORE_L2MPKI_13	2.579
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.589
CORE_L2MPKI_16	2.548
CORE_L2MPKI_17	2.619
CORE_L2MPKI_18	2.557
CORE_L2MPKI_19	2.568
CORE_L2MPKI_20	2.541
CORE_L2MPKI_21	2.593
CORE_L2MPKI_22	2.551
CORE_L2MPKI_23	2.595
CORE_L2MPKI_24	2.590
CORE_L2MPKI_25	2.575
CORE_L2MPKI_26	2.561
CORE_L2MPKI_27	2.624
CORE_L2MPKI_28	2.580
CORE_L2MPKI_29	2.587
CORE_L2MPKI_30	2.550
CORE_L2MPKI_31	2.609
CORE_L2MPKI_32	2.571
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.610
CORE_L2MPKI_35	2.682
CORE_L2MPKI_36	2.590
CORE_L2MPKI_37	2.562
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.590
CORE_L2MPKI_40	2.599
CORE_L2MPKI_41	2.570
CORE_L2MPKI_42	2.580
CORE_L2MPKI_43	2.581
CORE_L2MPKI_44	2.664
CORE_L2MPKI_45	2.615
CORE_L2MPKI_46	2.531
CORE_L2MPKI_47	2.537
CORE_L2MPKI_48	2.662
CORE_L2MPKI_49	2.607
CORE_L2MPKI_50	2.573
CORE_L2MPKI_51	2.531
CORE_L2MPKI_52	2.495
CORE_L2MPKI_53	2.603
CORE_L2MPKI_54	2.528
CORE_L2MPKI_55	2.555
CORE_L2MPKI_56	2.574
CORE_L2MPKI_57	2.548
CORE_L2MPKI_58	2.573
CORE_L2MPKI_59	2.534
Avg_MPKI_Stream1= 14.786
Avg_MPKI_Stream2= 2.577
MISSES-CORES
CORE_MISSES_0	25529
CORE_MISSES_1	26059
CORE_MISSES_2	25287
CORE_MISSES_3	25705
CORE_MISSES_4	25611
CORE_MISSES_5	24207
CORE_MISSES_6	25961
CORE_MISSES_7	25615
CORE_MISSES_8	24695
CORE_MISSES_9	24732
CORE_MISSES_10	19257
CORE_MISSES_11	19471
CORE_MISSES_12	19840
CORE_MISSES_13	18225
CORE_MISSES_14	19268
CORE_MISSES_15	18606
CORE_MISSES_16	18283
CORE_MISSES_17	19057
CORE_MISSES_18	18041
CORE_MISSES_19	18567
CORE_MISSES_20	18964
CORE_MISSES_21	18992
CORE_MISSES_22	18554
CORE_MISSES_23	19438
CORE_MISSES_24	19739
CORE_MISSES_25	18660
CORE_MISSES_26	19502
CORE_MISSES_27	19526
CORE_MISSES_28	19818
CORE_MISSES_29	18802
CORE_MISSES_30	18842
CORE_MISSES_31	18436
CORE_MISSES_32	19208
CORE_MISSES_33	17502
CORE_MISSES_34	18449
CORE_MISSES_35	18269
CORE_MISSES_36	19409
CORE_MISSES_37	18182
CORE_MISSES_38	18927
CORE_MISSES_39	17661
CORE_MISSES_40	18815
CORE_MISSES_41	17976
CORE_MISSES_42	19156
CORE_MISSES_43	18749
CORE_MISSES_44	19388
CORE_MISSES_45	17541
CORE_MISSES_46	19137
CORE_MISSES_47	19029
CORE_MISSES_48	19216
CORE_MISSES_49	18296
CORE_MISSES_50	19014
CORE_MISSES_51	18305
CORE_MISSES_52	19225
CORE_MISSES_53	17805
CORE_MISSES_54	19017
CORE_MISSES_55	18572
CORE_MISSES_56	19330
CORE_MISSES_57	17520
CORE_MISSES_58	19032
CORE_MISSES_59	17951
L2_MISSES = 1191970
L2_total_cache_accesses = 2405729
L2_total_cache_misses = 1191970
L2_total_cache_miss_rate = 0.4955
L2_total_cache_pending_hits = 35091
L2_total_cache_reservation_fails = 547735
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 988805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395797
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4997
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 743
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 719
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 843570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25572
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 107201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 99997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 95097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38706
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3259
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 203
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5867
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11113220
icnt_total_pkts_simt_to_mem=2719521
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.9759
gpu_ipc_2 =     265.3797
gpu_tot_sim_cycle_stream_1 = 1366013
gpu_tot_sim_cycle_stream_2 = 1364416
gpu_sim_insn_1 = 8163181
gpu_sim_insn_2 = 362088304
gpu_sim_cycle = 1366020
gpu_sim_insn = 370251485
gpu_ipc =     271.0440
gpu_tot_sim_cycle = 1366020
gpu_tot_sim_insn = 370251485
gpu_tot_ipc =     271.0440
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7286706
gpu_stall_icnt2sh    = 11915570
gpu_total_sim_rate=200244

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6464096
	L1I_total_cache_misses = 26601
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 71222, Miss = 56722, Miss_rate = 0.796, Pending_hits = 4369, Reservation_fails = 1204668
	L1D_cache_core[1]: Access = 72752, Miss = 57713, Miss_rate = 0.793, Pending_hits = 4626, Reservation_fails = 1210075
	L1D_cache_core[2]: Access = 69608, Miss = 55551, Miss_rate = 0.798, Pending_hits = 4247, Reservation_fails = 1187082
	L1D_cache_core[3]: Access = 68935, Miss = 55393, Miss_rate = 0.804, Pending_hits = 4348, Reservation_fails = 1197349
	L1D_cache_core[4]: Access = 71963, Miss = 56786, Miss_rate = 0.789, Pending_hits = 4484, Reservation_fails = 1207874
	L1D_cache_core[5]: Access = 66915, Miss = 53529, Miss_rate = 0.800, Pending_hits = 4305, Reservation_fails = 1168073
	L1D_cache_core[6]: Access = 71079, Miss = 56576, Miss_rate = 0.796, Pending_hits = 4396, Reservation_fails = 1217620
	L1D_cache_core[7]: Access = 72202, Miss = 57378, Miss_rate = 0.795, Pending_hits = 4546, Reservation_fails = 1205025
	L1D_cache_core[8]: Access = 67770, Miss = 53951, Miss_rate = 0.796, Pending_hits = 4300, Reservation_fails = 1173800
	L1D_cache_core[9]: Access = 67464, Miss = 53999, Miss_rate = 0.800, Pending_hits = 4047, Reservation_fails = 1179141
	L1D_cache_core[10]: Access = 18570, Miss = 17701, Miss_rate = 0.953, Pending_hits = 174, Reservation_fails = 29864
	L1D_cache_core[11]: Access = 18511, Miss = 17849, Miss_rate = 0.964, Pending_hits = 113, Reservation_fails = 26511
	L1D_cache_core[12]: Access = 20195, Miss = 18618, Miss_rate = 0.922, Pending_hits = 220, Reservation_fails = 33121
	L1D_cache_core[13]: Access = 18248, Miss = 17209, Miss_rate = 0.943, Pending_hits = 143, Reservation_fails = 36686
	L1D_cache_core[14]: Access = 18831, Miss = 17955, Miss_rate = 0.953, Pending_hits = 182, Reservation_fails = 25567
	L1D_cache_core[15]: Access = 18542, Miss = 17569, Miss_rate = 0.948, Pending_hits = 101, Reservation_fails = 30426
	L1D_cache_core[16]: Access = 18697, Miss = 17563, Miss_rate = 0.939, Pending_hits = 200, Reservation_fails = 32191
	L1D_cache_core[17]: Access = 18451, Miss = 17588, Miss_rate = 0.953, Pending_hits = 128, Reservation_fails = 28012
	L1D_cache_core[18]: Access = 17481, Miss = 16826, Miss_rate = 0.963, Pending_hits = 168, Reservation_fails = 25181
	L1D_cache_core[19]: Access = 18328, Miss = 17481, Miss_rate = 0.954, Pending_hits = 133, Reservation_fails = 27840
	L1D_cache_core[20]: Access = 17671, Miss = 17432, Miss_rate = 0.986, Pending_hits = 114, Reservation_fails = 17649
	L1D_cache_core[21]: Access = 17178, Miss = 17096, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 14651
	L1D_cache_core[22]: Access = 17312, Miss = 17016, Miss_rate = 0.983, Pending_hits = 120, Reservation_fails = 17350
	L1D_cache_core[23]: Access = 17553, Miss = 17494, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 13431
	L1D_cache_core[24]: Access = 17915, Miss = 17749, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 15053
	L1D_cache_core[25]: Access = 17019, Miss = 16977, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 18757
	L1D_cache_core[26]: Access = 17925, Miss = 17763, Miss_rate = 0.991, Pending_hits = 96, Reservation_fails = 15743
	L1D_cache_core[27]: Access = 17537, Miss = 17459, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 16467
	L1D_cache_core[28]: Access = 18050, Miss = 17922, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 15307
	L1D_cache_core[29]: Access = 17069, Miss = 16994, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 19412
	L1D_cache_core[30]: Access = 17334, Miss = 17334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14371
	L1D_cache_core[31]: Access = 16619, Miss = 16619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21032
	L1D_cache_core[32]: Access = 17557, Miss = 17557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19216
	L1D_cache_core[33]: Access = 16072, Miss = 16072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24668
	L1D_cache_core[34]: Access = 16602, Miss = 16602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15237
	L1D_cache_core[35]: Access = 16103, Miss = 16103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25330
	L1D_cache_core[36]: Access = 17624, Miss = 17624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11819
	L1D_cache_core[37]: Access = 16686, Miss = 16686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19807
	L1D_cache_core[38]: Access = 17564, Miss = 17564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16592
	L1D_cache_core[39]: Access = 15985, Miss = 15985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21727
	L1D_cache_core[40]: Access = 17077, Miss = 17077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18173
	L1D_cache_core[41]: Access = 16493, Miss = 16493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23425
	L1D_cache_core[42]: Access = 17461, Miss = 17461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13381
	L1D_cache_core[43]: Access = 17148, Miss = 17148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19777
	L1D_cache_core[44]: Access = 17068, Miss = 17068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14118
	L1D_cache_core[45]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23575
	L1D_cache_core[46]: Access = 17753, Miss = 17753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9807
	L1D_cache_core[47]: Access = 17580, Miss = 17580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13488
	L1D_cache_core[48]: Access = 17011, Miss = 17011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14219
	L1D_cache_core[49]: Access = 16460, Miss = 16460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21163
	L1D_cache_core[50]: Access = 17381, Miss = 17381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16063
	L1D_cache_core[51]: Access = 16959, Miss = 16959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15923
	L1D_cache_core[52]: Access = 18065, Miss = 18065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12850
	L1D_cache_core[53]: Access = 16087, Miss = 16087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21921
	L1D_cache_core[54]: Access = 17653, Miss = 17653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9192
	L1D_cache_core[55]: Access = 17105, Miss = 17105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19580
	L1D_cache_core[56]: Access = 17667, Miss = 17667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[57]: Access = 16155, Miss = 16155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19413
	L1D_cache_core[58]: Access = 17344, Miss = 17344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10497
	L1D_cache_core[59]: Access = 16693, Miss = 16693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19899
	L1D_total_cache_accesses = 1570171
	L1D_total_cache_misses = 1417037
	L1D_total_cache_miss_rate = 0.9025
	L1D_total_cache_pending_hits = 45968
	L1D_total_cache_reservation_fails = 12926386
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 617149
	L1C_total_cache_misses = 10303
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 976343
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 1614577
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1194057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10468126
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 606846
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10303
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1614577
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 976343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 222980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2458260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6437495
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1586, 1988, 1567, 2006, 1956, 2013, 1971, 2445, 1556, 1927, 2466, 1938, 1096, 1967, 2023, 1563, 1522, 1500, 1969, 1576, 1995, 1509, 1939, 1576, 1561, 1578, 1533, 1548, 1507, 1578, 1461, 1591, 1310, 1563, 1268, 2021, 1251, 1120, 1198, 2010, 1179, 1591, 1594, 1518, 1134, 1496, 1521, 
gpgpu_n_tot_thrd_icount = 395060192
gpgpu_n_tot_w_icount = 12345631
gpgpu_n_stall_shd_mem = 24325874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1194057
gpgpu_n_mem_write_global = 225489
gpgpu_n_mem_texture = 976343
gpgpu_n_mem_const = 6459
gpgpu_n_load_insn  = 26554017
gpgpu_n_store_insn = 1068418
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4748423
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13457845
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30202158	W0_Idle:8629006	W0_Scoreboard:112580966	W1:169345	W2:132772	W3:131622	W4:102745	W5:73062	W6:35142	W7:18349	W8:6354	W9:2299	W10:722	W11:606	W12:533	W13:418	W14:685	W15:480	W16:897	W17:2041	W18:2088	W19:6088	W20:6016	W21:10776	W22:14462	W23:12251	W24:15085	W25:15494	W26:9907	W27:5704	W28:3153	W29:876	W30:591	W31:0	W32:11565187
Warp Occupancy Distribution:
Stall:25285381	W0_Idle:4967941	W0_Scoreboard:46098254	W1:169345	W2:132772	W3:131622	W4:102745	W5:73062	W6:35142	W7:18349	W8:6354	W9:2299	W10:722	W11:606	W12:533	W13:418	W14:685	W15:480	W16:897	W17:2041	W18:2088	W19:6088	W20:6016	W21:10776	W22:14462	W23:12251	W24:15085	W25:15494	W26:9907	W27:5704	W28:3153	W29:876	W30:591	W31:0	W32:4724505
Warp Occupancy Distribution:
Stall:4916777	W0_Idle:3661065	W0_Scoreboard:66482712	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6840682
warp_utilization0: 0.075390
warp_utilization1: 0.067253
warp_utilization2: 0.083524
traffic_breakdown_coretomem[CONST_ACC_R] = 51672 {8:6459,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9552456 {8:1194057,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837928 {40:190965,72:7749,136:26775,}
traffic_breakdown_coretomem[INST_ACC_R] = 28880 {8:3610,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7810744 {8:976343,}
traffic_breakdown_memtocore[CONST_ACC_R] = 465048 {72:6459,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 162348232 {136:1193737,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1803144 {8:225393,}
traffic_breakdown_memtocore[INST_ACC_R] = 490960 {136:3610,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 132782648 {136:976343,}
maxmrqlatency = 1035 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 624 
averagemflatency_1 = 666 
averagemflatency_2= 575 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1366019 
mrq_lat_table:585211 	26343 	31556 	64674 	178910 	187752 	160414 	86145 	20104 	1675 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7216 	25766 	60791 	172832 	743864 	1102602 	284117 	4706 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	313942 	90937 	127863 	242645 	421064 	602405 	526025 	79365 	1670 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	82490 	1881822 	209069 	3148 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	36549 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	347 	2379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        22        20        19        23        27        30        32        22        21        26 
dram[4]:        20        32        28        30        27        20        27        20        20        20        19        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5247      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5151      6887      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4779      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5070      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      4237      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.537703  1.509929  1.565812  1.540308  1.677033  1.681483  1.540931  1.550673  1.617776  1.624539  1.595000  1.589232  1.445735  1.458348  1.478577  1.466701 
dram[1]:  1.519324  1.542428  1.567399  1.550450  1.650045  1.630379  1.559030  1.532033  1.612367  1.609007  1.584645  1.594253  1.449684  1.434695  1.483067  1.459182 
dram[2]:  1.514256  1.538351  1.570994  1.542879  1.677077  1.657924  1.552845  1.554416  1.601467  1.616740  1.595277  1.596564  1.464333  1.459532  1.455834  1.468606 
dram[3]:  1.514169  1.525439  1.535640  1.567232  1.659895  1.663396  1.537200  1.552758  1.619057  1.615549  1.588580  1.593442  1.460805  1.432845  1.457307  1.477803 
dram[4]:  1.513259  1.513489  1.541145  1.554199  1.701255  1.667895  1.547705  1.557414  1.598293  1.600196  1.577285  1.611369  1.447547  1.449075  1.461470  1.461782 
dram[5]:  1.523565  1.519964  1.552422  1.541178  1.677297  1.671606  1.543820  1.531271  1.619559  1.614749  1.593684  1.596032  1.451234  1.447349  1.473477  1.475758 
average row locality = 1342787/862198 = 1.557400
average row locality_1 = 772540/468871 = 1.647660
average row locality_2 = 570247/393327 = 1.449804
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11172     11168     10913     10810     13167     13126     13886     13777     13917     13719     13502     13534     11764     11778     11298     11231 
dram[1]:     11190     11119     10844     10879     13122     13128     13806     13807     13738     13639     13345     13336     11878     11827     11310     11221 
dram[2]:     11160     11053     10885     10940     13068     13087     13787     13899     13850     13866     13464     13469     11779     11747     11203     11151 
dram[3]:     11111     11110     10811     10737     13206     13323     13873     13803     13792     13892     13367     13218     11979     11864     11410     11204 
dram[4]:     11174     11137     10927     10834     13213     13320     13914     13792     13869     13804     13526     13415     11893     11677     11267     11231 
dram[5]:     11164     11213     10886     10814     13170     13292     13807     13747     13800     13896     13449     13313     11953     11869     11282     11218 
total reads: 1191925
bank skew: 13917/10737 = 1.30
chip skew: 198993/198189 = 1.00
number of total write accesses:
dram[0]:       676       694       995       998      3496      3519      1907      1891      2683      2580      2255      2317       305       284       297       309 
dram[1]:       682       696       993       999      3456      3316      1948      1904      2663      2546      2259      2201       295       256       295       308 
dram[2]:       683       700       998       988      3525      3348      1934      1869      2746      2649      2275      2238       271       173       301       310 
dram[3]:       698       703       995      1000      3544      3459      1871      1987      2690      2732      2352      2283       283       159       298       314 
dram[4]:       696       700      1003      1009      3592      3429      1967      1941      2611      2558      2250      2175       291       146       302       320 
dram[5]:       700       702      1004      1014      3660      3405      1994      1898      2645      2723      2397      2293       279       144       301       318 
total reads: 150866
bank skew: 3660/144 = 25.42
chip skew: 25477/24817 = 1.03
average mf latency per bank:
dram[0]:        736       722       788       779      1190      1187      1661      1641      1270      1264      1276      1258      1145      1116       844       819
dram[1]:        693       662       740       728      1098      1161      1547      1541      1227      1222      1199      1189      1026      1012       731       725
dram[2]:        714       749       767       808      1180      1289      1613      1702      1243      1300      1275      1313      1131      1435       824       850
dram[3]:        671       694       725       742      1103      1179      1518      1571      1191      1231      1185      1203       997      1029       734       736
dram[4]:        745       750       812       811      1206      1294      1654      1702      1288      1308      1308      1291      1177      1153       856       859
dram[5]:        653       690       721       765      1093      1210      1515      1604      1205      1239      1182      1200       995      1018       718       735
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      3868      4637      4149      4998      3528      4224      3725      3343
dram[1]:       3802      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       3356      4799      3405      4075      4111      4064      4080      3540      4786      3686      3904      4186      4100      3492      4414      3216
dram[3]:       4290      3285      4030      3450      3150      3706      5170      3865      4053      4469      4291      4103      3516      3871      3530      4929
dram[4]:       3694      3947      4631      4608      3603      3526      3784      3599      4118      3642      4431      3946      3879      4085      3562      3177
dram[5]:       3522      4000      3555      4283      3522      3946      3629      3840      3703      4184      3758      4367      3187      3231      3350      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1082309 n_act=143497 n_pre=143481 n_req=215909 n_req_1=54198 n_req_2=161711 n_req_3=0 n_rd=397524 n_write=36335 bw_util=0.4633 bw_util_1=0.1077 bw_util_2=0.3556 bw_util_3=0 blp=5.371277 blp_1= 2.075287 blp_2= 3.828737 blp_3= -nan
 n_activity=1678937 dram_eff=0.4976 dram_eff_1=0.1157 dram_eff_2=0.3819 dram_eff_3=0
bk0: 22344a 1400749i bk1: 22336a 1392003i bk2: 21826a 1368901i bk3: 21620a 1368549i bk4: 26334a 1097884i bk5: 26252a 1087882i bk6: 27772a 1170919i bk7: 27554a 1164068i bk8: 27834a 1169696i bk9: 27438a 1182382i bk10: 27004a 1192986i bk11: 27068a 1181501i bk12: 23528a 1362789i bk13: 23556a 1365649i bk14: 22596a 1373016i bk15: 22462a 1365980i 
bw_dist = 0.108	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.3125
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1083835 n_act=143549 n_pre=143533 n_req=215078 n_req_1=52830 n_req_2=162248 n_req_3=0 n_rd=396376 n_write=35853 bw_util=0.4618 bw_util_1=0.1051 bw_util_2=0.3567 bw_util_3=0 blp=5.304737 blp_1= 2.029609 blp_2= 3.808691 blp_3= -nan
 n_activity=1676927 dram_eff=0.4966 dram_eff_1=0.1131 dram_eff_2=0.3835 dram_eff_3=0
bk0: 22380a 1397107i bk1: 22238a 1398150i bk2: 21688a 1381443i bk3: 21758a 1368844i bk4: 26244a 1114634i bk5: 26256a 1102112i bk6: 27612a 1175266i bk7: 27614a 1167598i bk8: 27476a 1180164i bk9: 27278a 1180126i bk10: 26690a 1204775i bk11: 26670a 1200926i bk12: 23756a 1366432i bk13: 23654a 1364270i bk14: 22620a 1379318i bk15: 22442a 1369550i 
bw_dist = 0.105	0.357	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81018
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1083865 n_act=143214 n_pre=143200 n_req=215387 n_req_1=53461 n_req_2=161926 n_req_3=0 n_rd=396814 n_write=36053 bw_util=0.4623 bw_util_1=0.1063 bw_util_2=0.356 bw_util_3=0 blp=5.390263 blp_1= 2.053122 blp_2= 3.852464 blp_3= -nan
 n_activity=1676034 dram_eff=0.4974 dram_eff_1=0.1144 dram_eff_2=0.383 dram_eff_3=0
bk0: 22320a 1395633i bk1: 22106a 1394410i bk2: 21770a 1369542i bk3: 21880a 1360492i bk4: 26136a 1098453i bk5: 26174a 1092031i bk6: 27574a 1175068i bk7: 27798a 1161750i bk8: 27700a 1167310i bk9: 27732a 1160146i bk10: 26928a 1190873i bk11: 26938a 1186905i bk12: 23558a 1369075i bk13: 23492a 1373367i bk14: 22406a 1372717i bk15: 22302a 1367248i 
bw_dist = 0.106	0.356	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.33994
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1081181 n_act=144018 n_pre=144002 n_req=215929 n_req_1=53636 n_req_2=162293 n_req_3=0 n_rd=397400 n_write=36545 bw_util=0.4633 bw_util_1=0.1065 bw_util_2=0.3567 bw_util_3=0 blp=5.293235 blp_1= 2.034234 blp_2= 3.788549 blp_3= -nan
 n_activity=1684848 dram_eff=0.4958 dram_eff_1=0.114 dram_eff_2=0.3818 dram_eff_3=0
bk0: 22222a 1398154i bk1: 22220a 1393426i bk2: 21622a 1379900i bk3: 21474a 1377147i bk4: 26412a 1103477i bk5: 26646a 1095799i bk6: 27746a 1181650i bk7: 27606a 1165245i bk8: 27584a 1182322i bk9: 27784a 1168023i bk10: 26734a 1195422i bk11: 26436a 1197431i bk12: 23958a 1368818i bk13: 23728a 1373747i bk14: 22820a 1372780i bk15: 22408a 1373272i 
bw_dist = 0.107	0.357	0.000	0.471	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9486
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1081208 n_act=143916 n_pre=143900 n_req=215900 n_req_1=54155 n_req_2=161745 n_req_3=0 n_rd=397986 n_write=36136 bw_util=0.4636 bw_util_1=0.1079 bw_util_2=0.3557 bw_util_3=0 blp=5.395438 blp_1= 2.058965 blp_2= 3.840490 blp_3= -nan
 n_activity=1676281 dram_eff=0.4987 dram_eff_1=0.1161 dram_eff_2=0.3826 dram_eff_3=0
bk0: 22348a 1391003i bk1: 22274a 1388854i bk2: 21854a 1364822i bk3: 21668a 1361745i bk4: 26426a 1095062i bk5: 26640a 1086270i bk6: 27828a 1167166i bk7: 27584a 1153942i bk8: 27738a 1167279i bk9: 27608a 1171473i bk10: 27052a 1196849i bk11: 26830a 1196000i bk12: 23786a 1361090i bk13: 23354a 1378970i bk14: 22534a 1373244i bk15: 22462a 1361331i 
bw_dist = 0.108	0.356	0.000	0.466	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.42407
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1803146 n_nop=1080710 n_act=144004 n_pre=143990 n_req=216191 n_req_1=53913 n_req_2=162278 n_req_3=0 n_rd=397736 n_write=36706 bw_util=0.4638 bw_util_1=0.107 bw_util_2=0.3568 bw_util_3=0 blp=5.314238 blp_1= 2.052589 blp_2= 3.793989 blp_3= -nan
 n_activity=1683343 dram_eff=0.4968 dram_eff_1=0.1146 dram_eff_2=0.3822 dram_eff_3=0
bk0: 22328a 1402686i bk1: 22426a 1393179i bk2: 21772a 1378054i bk3: 21624a 1369641i bk4: 26340a 1096518i bk5: 26580a 1093012i bk6: 27614a 1174953i bk7: 27494a 1168630i bk8: 27600a 1184251i bk9: 27792a 1162709i bk10: 26898a 1191081i bk11: 26626a 1193010i bk12: 23904a 1365254i bk13: 23738a 1373042i bk14: 22564a 1378786i bk15: 22436a 1371323i 
bw_dist = 0.107	0.357	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 201743, Miss = 99620, Miss_rate = 0.494, Pending_hits = 2931, Reservation_fails = 53173
L2_cache_bank[1]: Access = 200800, Miss = 99144, Miss_rate = 0.494, Pending_hits = 2885, Reservation_fails = 51804
L2_cache_bank[2]: Access = 198922, Miss = 99233, Miss_rate = 0.499, Pending_hits = 2851, Reservation_fails = 36426
L2_cache_bank[3]: Access = 198780, Miss = 98966, Miss_rate = 0.498, Pending_hits = 2883, Reservation_fails = 32434
L2_cache_bank[4]: Access = 201491, Miss = 99196, Miss_rate = 0.492, Pending_hits = 2916, Reservation_fails = 47323
L2_cache_bank[5]: Access = 203859, Miss = 99215, Miss_rate = 0.487, Pending_hits = 2998, Reservation_fails = 56321
L2_cache_bank[6]: Access = 198567, Miss = 99555, Miss_rate = 0.501, Pending_hits = 2967, Reservation_fails = 33348
L2_cache_bank[7]: Access = 199078, Miss = 99162, Miss_rate = 0.498, Pending_hits = 2849, Reservation_fails = 43580
L2_cache_bank[8]: Access = 201541, Miss = 99788, Miss_rate = 0.495, Pending_hits = 2949, Reservation_fails = 58939
L2_cache_bank[9]: Access = 202316, Miss = 99214, Miss_rate = 0.490, Pending_hits = 2996, Reservation_fails = 59427
L2_cache_bank[10]: Access = 198522, Miss = 99512, Miss_rate = 0.501, Pending_hits = 2853, Reservation_fails = 34407
L2_cache_bank[11]: Access = 200110, Miss = 99365, Miss_rate = 0.497, Pending_hits = 3013, Reservation_fails = 40553
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201743, Miss = 99620 (0.494), PendingHit = 2931 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200800, Miss = 99144 (0.494), PendingHit = 2885 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198922, Miss = 99233 (0.499), PendingHit = 2851 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198780, Miss = 98966 (0.498), PendingHit = 2883 (0.0145)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201491, Miss = 99196 (0.492), PendingHit = 2916 (0.0145)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203859, Miss = 99215 (0.487), PendingHit = 2998 (0.0147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198567, Miss = 99555 (0.501), PendingHit = 2967 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199078, Miss = 99162 (0.498), PendingHit = 2849 (0.0143)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201541, Miss = 99788 (0.495), PendingHit = 2949 (0.0146)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202316, Miss = 99214 (0.49), PendingHit = 2996 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198522, Miss = 99512 (0.501), PendingHit = 2853 (0.0144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200110, Miss = 99365 (0.497), PendingHit = 3013 (0.0151)
L2 Cache Total Miss Rate = 0.495
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1279382
Stream 1: Misses  = 634011
Stream 2: Accesses  = 1126347
Stream 2: Misses  = 557959
Stream 1+2: Accesses  = 2405729
Stream 1+2: Misses  = 1191970
Total Accesses  = 2405729
MPKI-CORES
CORE_L2MPKI_0	37.843
CORE_L2MPKI_1	41.516
CORE_L2MPKI_2	37.618
CORE_L2MPKI_3	41.578
CORE_L2MPKI_4	37.064
CORE_L2MPKI_5	38.483
CORE_L2MPKI_6	38.759
CORE_L2MPKI_7	40.007
CORE_L2MPKI_8	37.738
CORE_L2MPKI_9	41.270
CORE_L2MPKI_10	2.603
CORE_L2MPKI_11	2.619
CORE_L2MPKI_12	2.645
CORE_L2MPKI_13	2.579
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.589
CORE_L2MPKI_16	2.548
CORE_L2MPKI_17	2.619
CORE_L2MPKI_18	2.557
CORE_L2MPKI_19	2.568
CORE_L2MPKI_20	2.541
CORE_L2MPKI_21	2.593
CORE_L2MPKI_22	2.551
CORE_L2MPKI_23	2.595
CORE_L2MPKI_24	2.590
CORE_L2MPKI_25	2.575
CORE_L2MPKI_26	2.561
CORE_L2MPKI_27	2.624
CORE_L2MPKI_28	2.580
CORE_L2MPKI_29	2.587
CORE_L2MPKI_30	2.550
CORE_L2MPKI_31	2.609
CORE_L2MPKI_32	2.571
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.610
CORE_L2MPKI_35	2.682
CORE_L2MPKI_36	2.590
CORE_L2MPKI_37	2.562
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.590
CORE_L2MPKI_40	2.599
CORE_L2MPKI_41	2.570
CORE_L2MPKI_42	2.580
CORE_L2MPKI_43	2.581
CORE_L2MPKI_44	2.664
CORE_L2MPKI_45	2.615
CORE_L2MPKI_46	2.531
CORE_L2MPKI_47	2.537
CORE_L2MPKI_48	2.662
CORE_L2MPKI_49	2.607
CORE_L2MPKI_50	2.573
CORE_L2MPKI_51	2.531
CORE_L2MPKI_52	2.495
CORE_L2MPKI_53	2.603
CORE_L2MPKI_54	2.528
CORE_L2MPKI_55	2.555
CORE_L2MPKI_56	2.574
CORE_L2MPKI_57	2.548
CORE_L2MPKI_58	2.573
CORE_L2MPKI_59	2.534
Avg_MPKI_Stream1= 14.786
Avg_MPKI_Stream2= 2.577
MISSES-CORES
CORE_MISSES_0	25529
CORE_MISSES_1	26059
CORE_MISSES_2	25287
CORE_MISSES_3	25705
CORE_MISSES_4	25611
CORE_MISSES_5	24207
CORE_MISSES_6	25961
CORE_MISSES_7	25615
CORE_MISSES_8	24695
CORE_MISSES_9	24732
CORE_MISSES_10	19257
CORE_MISSES_11	19471
CORE_MISSES_12	19840
CORE_MISSES_13	18225
CORE_MISSES_14	19268
CORE_MISSES_15	18606
CORE_MISSES_16	18283
CORE_MISSES_17	19057
CORE_MISSES_18	18041
CORE_MISSES_19	18567
CORE_MISSES_20	18964
CORE_MISSES_21	18992
CORE_MISSES_22	18554
CORE_MISSES_23	19438
CORE_MISSES_24	19739
CORE_MISSES_25	18660
CORE_MISSES_26	19502
CORE_MISSES_27	19526
CORE_MISSES_28	19818
CORE_MISSES_29	18802
CORE_MISSES_30	18842
CORE_MISSES_31	18436
CORE_MISSES_32	19208
CORE_MISSES_33	17502
CORE_MISSES_34	18449
CORE_MISSES_35	18269
CORE_MISSES_36	19409
CORE_MISSES_37	18182
CORE_MISSES_38	18927
CORE_MISSES_39	17661
CORE_MISSES_40	18815
CORE_MISSES_41	17976
CORE_MISSES_42	19156
CORE_MISSES_43	18749
CORE_MISSES_44	19388
CORE_MISSES_45	17541
CORE_MISSES_46	19137
CORE_MISSES_47	19029
CORE_MISSES_48	19216
CORE_MISSES_49	18296
CORE_MISSES_50	19014
CORE_MISSES_51	18305
CORE_MISSES_52	19225
CORE_MISSES_53	17805
CORE_MISSES_54	19017
CORE_MISSES_55	18572
CORE_MISSES_56	19330
CORE_MISSES_57	17520
CORE_MISSES_58	19032
CORE_MISSES_59	17951
L2_MISSES = 1191970
L2_total_cache_accesses = 2405729
L2_total_cache_misses = 1191970
L2_total_cache_miss_rate = 0.4955
L2_total_cache_pending_hits = 35091
L2_total_cache_reservation_fails = 547735
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 988805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395797
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4997
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 743
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 719
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 843570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25572
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 107201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 99997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 95097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38706
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3259
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 203
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5867
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11113220
icnt_total_pkts_simt_to_mem=2719521
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8231
gpu_ipc_2 =     264.9524
gpu_tot_sim_cycle_stream_1 = 1482555
gpu_tot_sim_cycle_stream_2 = 1480488
gpu_sim_insn_1 = 8633026
gpu_sim_insn_2 = 392258896
gpu_sim_cycle = 1482562
gpu_sim_insn = 400891922
gpu_ipc =     270.4048
gpu_tot_sim_cycle = 1482562
gpu_tot_sim_insn = 400891922
gpu_tot_ipc =     270.4048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7969807
gpu_stall_icnt2sh    = 12982226
gpu_total_sim_rate=199846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6980932
	L1I_total_cache_misses = 28308
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 77012, Miss = 61567, Miss_rate = 0.799, Pending_hits = 4709, Reservation_fails = 1315074
	L1D_cache_core[1]: Access = 78728, Miss = 62703, Miss_rate = 0.796, Pending_hits = 4976, Reservation_fails = 1320337
	L1D_cache_core[2]: Access = 75772, Miss = 60667, Miss_rate = 0.801, Pending_hits = 4621, Reservation_fails = 1297002
	L1D_cache_core[3]: Access = 75061, Miss = 60502, Miss_rate = 0.806, Pending_hits = 4734, Reservation_fails = 1307376
	L1D_cache_core[4]: Access = 78040, Miss = 61841, Miss_rate = 0.792, Pending_hits = 4843, Reservation_fails = 1318001
	L1D_cache_core[5]: Access = 73094, Miss = 58716, Miss_rate = 0.803, Pending_hits = 4682, Reservation_fails = 1278121
	L1D_cache_core[6]: Access = 77184, Miss = 61706, Miss_rate = 0.799, Pending_hits = 4757, Reservation_fails = 1327662
	L1D_cache_core[7]: Access = 78158, Miss = 62393, Miss_rate = 0.798, Pending_hits = 4861, Reservation_fails = 1315260
	L1D_cache_core[8]: Access = 73918, Miss = 59086, Miss_rate = 0.799, Pending_hits = 4646, Reservation_fails = 1283894
	L1D_cache_core[9]: Access = 73617, Miss = 59138, Miss_rate = 0.803, Pending_hits = 4432, Reservation_fails = 1288974
	L1D_cache_core[10]: Access = 19838, Miss = 18969, Miss_rate = 0.956, Pending_hits = 174, Reservation_fails = 31517
	L1D_cache_core[11]: Access = 20245, Miss = 19583, Miss_rate = 0.967, Pending_hits = 113, Reservation_fails = 26575
	L1D_cache_core[12]: Access = 21356, Miss = 19779, Miss_rate = 0.926, Pending_hits = 220, Reservation_fails = 36274
	L1D_cache_core[13]: Access = 19696, Miss = 18657, Miss_rate = 0.947, Pending_hits = 143, Reservation_fails = 37708
	L1D_cache_core[14]: Access = 20212, Miss = 19336, Miss_rate = 0.957, Pending_hits = 182, Reservation_fails = 28176
	L1D_cache_core[15]: Access = 20209, Miss = 19236, Miss_rate = 0.952, Pending_hits = 101, Reservation_fails = 30614
	L1D_cache_core[16]: Access = 19944, Miss = 18810, Miss_rate = 0.943, Pending_hits = 200, Reservation_fails = 35191
	L1D_cache_core[17]: Access = 19995, Miss = 19132, Miss_rate = 0.957, Pending_hits = 128, Reservation_fails = 28611
	L1D_cache_core[18]: Access = 18747, Miss = 18092, Miss_rate = 0.965, Pending_hits = 168, Reservation_fails = 27307
	L1D_cache_core[19]: Access = 19998, Miss = 19151, Miss_rate = 0.958, Pending_hits = 133, Reservation_fails = 28340
	L1D_cache_core[20]: Access = 18999, Miss = 18760, Miss_rate = 0.987, Pending_hits = 114, Reservation_fails = 20759
	L1D_cache_core[21]: Access = 18759, Miss = 18677, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 15612
	L1D_cache_core[22]: Access = 18695, Miss = 18399, Miss_rate = 0.984, Pending_hits = 120, Reservation_fails = 20046
	L1D_cache_core[23]: Access = 19298, Miss = 19239, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 13664
	L1D_cache_core[24]: Access = 19297, Miss = 19131, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 16483
	L1D_cache_core[25]: Access = 18581, Miss = 18539, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 18871
	L1D_cache_core[26]: Access = 19560, Miss = 19398, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 16008
	L1D_cache_core[27]: Access = 19346, Miss = 19268, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 16900
	L1D_cache_core[28]: Access = 19496, Miss = 19368, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 17056
	L1D_cache_core[29]: Access = 18726, Miss = 18651, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 19412
	L1D_cache_core[30]: Access = 18717, Miss = 18717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14740
	L1D_cache_core[31]: Access = 18287, Miss = 18287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21542
	L1D_cache_core[32]: Access = 18919, Miss = 18919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20321
	L1D_cache_core[33]: Access = 17491, Miss = 17491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26486
	L1D_cache_core[34]: Access = 17985, Miss = 17985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16739
	L1D_cache_core[35]: Access = 17515, Miss = 17515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26631
	L1D_cache_core[36]: Access = 19006, Miss = 19006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12789
	L1D_cache_core[37]: Access = 18333, Miss = 18333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20398
	L1D_cache_core[38]: Access = 18925, Miss = 18925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18605
	L1D_cache_core[39]: Access = 17472, Miss = 17472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22834
	L1D_cache_core[40]: Access = 18651, Miss = 18651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18560
	L1D_cache_core[41]: Access = 17842, Miss = 17842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25362
	L1D_cache_core[42]: Access = 18948, Miss = 18948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13423
	L1D_cache_core[43]: Access = 18593, Miss = 18593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21103
	L1D_cache_core[44]: Access = 18185, Miss = 18185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17222
	L1D_cache_core[45]: Access = 17437, Miss = 17437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23575
	L1D_cache_core[46]: Access = 19113, Miss = 19113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11220
	L1D_cache_core[47]: Access = 19180, Miss = 19180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14794
	L1D_cache_core[48]: Access = 18283, Miss = 18283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17709
	L1D_cache_core[49]: Access = 17928, Miss = 17928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21286
	L1D_cache_core[50]: Access = 18498, Miss = 18498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18653
	L1D_cache_core[51]: Access = 18068, Miss = 18068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17288
	L1D_cache_core[52]: Access = 19244, Miss = 19244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14448
	L1D_cache_core[53]: Access = 17265, Miss = 17265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24360
	L1D_cache_core[54]: Access = 18780, Miss = 18780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11956
	L1D_cache_core[55]: Access = 18663, Miss = 18663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20889
	L1D_cache_core[56]: Access = 18783, Miss = 18783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14237
	L1D_cache_core[57]: Access = 17304, Miss = 17304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20699
	L1D_cache_core[58]: Access = 18460, Miss = 18460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13968
	L1D_cache_core[59]: Access = 18278, Miss = 18278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20444
	L1D_total_cache_accesses = 1701734
	L1D_total_cache_misses = 1538647
	L1D_total_cache_miss_rate = 0.9042
	L1D_total_cache_pending_hits = 49561
	L1D_total_cache_reservation_fails = 14099106
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 664630
	L1C_total_cache_misses = 10487
	L1C_total_cache_miss_rate = 0.0158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1057831
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 1748999
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1303059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11560692
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 654143
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10487
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1748999
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1057831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 235588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2538414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6952624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28308
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1618, 2010, 1603, 2006, 1981, 2021, 1997, 2481, 1592, 1980, 2487, 2021, 1117, 2036, 2040, 1813, 1526, 1733, 1973, 1819, 1999, 1740, 1943, 1769, 1565, 1769, 1537, 1737, 1539, 1752, 1552, 1591, 1466, 1563, 1504, 2021, 1465, 1120, 1383, 2010, 1335, 1591, 1711, 1518, 1213, 1496, 1587, 
gpgpu_n_tot_thrd_icount = 426719456
gpgpu_n_tot_w_icount = 13334983
gpgpu_n_stall_shd_mem = 26502863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1303059
gpgpu_n_mem_write_global = 238175
gpgpu_n_mem_texture = 1057831
gpgpu_n_mem_const = 6585
gpgpu_n_load_insn  = 28759955
gpgpu_n_store_insn = 1144923
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 5099874
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14684538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32761521	W0_Idle:9195032	W0_Scoreboard:122451279	W1:171649	W2:136646	W3:135984	W4:105895	W5:75462	W6:36432	W7:19041	W8:6688	W9:2545	W10:931	W11:747	W12:598	W13:506	W14:792	W15:544	W16:1093	W17:2126	W18:2516	W19:6712	W20:6893	W21:12114	W22:16744	W23:14491	W24:17116	W25:17292	W26:11523	W27:6470	W28:3462	W29:1196	W30:595	W31:0	W32:12520285
Warp Occupancy Distribution:
Stall:27411059	W0_Idle:5194714	W0_Scoreboard:50299535	W1:171649	W2:136646	W3:135984	W4:105895	W5:75462	W6:36432	W7:19041	W8:6688	W9:2545	W10:931	W11:747	W12:598	W13:506	W14:792	W15:544	W16:1093	W17:2126	W18:2516	W19:6712	W20:6893	W21:12114	W22:16744	W23:14491	W24:17116	W25:17292	W26:11523	W27:6470	W28:3462	W29:1196	W30:595	W31:0	W32:5129053
Warp Occupancy Distribution:
Stall:5350462	W0_Idle:4000318	W0_Scoreboard:72151744	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7391232
warp_utilization0: 0.075025
warp_utilization1: 0.066898
warp_utilization2: 0.083147
traffic_breakdown_coretomem[CONST_ACC_R] = 52680 {8:6585,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10424472 {8:1303059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12580280 {40:200774,72:8394,136:29007,}
traffic_breakdown_coretomem[INST_ACC_R] = 31040 {8:3880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8462648 {8:1057831,}
traffic_breakdown_memtocore[CONST_ACC_R] = 474120 {72:6585,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 177174136 {136:1302751,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1905160 {8:238145,}
traffic_breakdown_memtocore[INST_ACC_R] = 527680 {136:3880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 143865016 {136:1057831,}
maxmrqlatency = 1086 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 626 
averagemflatency_1 = 667 
averagemflatency_2= 578 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1482561 
mrq_lat_table:634138 	28477 	34175 	70191 	194917 	204648 	174257 	93167 	21581 	1798 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7604 	27321 	65168 	186278 	801547 	1201736 	310450 	5156 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	337000 	97962 	138619 	263472 	457192 	654217 	572643 	86551 	1827 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	87728 	2048971 	227019 	3439 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	49301 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	362 	2597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        22        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        19        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5247      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      6887      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4779      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5070      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      4237      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.541060  1.512391  1.564608  1.541066  1.674857  1.681443  1.539910  1.546701  1.613554  1.617731  1.591491  1.583017  1.447737  1.459700  1.483108  1.470519 
dram[1]:  1.521739  1.541782  1.564895  1.548728  1.649359  1.629603  1.554322  1.530052  1.608920  1.603376  1.581900  1.593554  1.445850  1.437139  1.486082  1.469072 
dram[2]:  1.517348  1.536332  1.567043  1.545487  1.669867  1.658012  1.549207  1.549714  1.597465  1.611242  1.584203  1.588335  1.465491  1.459907  1.460138  1.476478 
dram[3]:  1.514835  1.527103  1.534407  1.561674  1.656917  1.665239  1.534211  1.551163  1.615461  1.607847  1.582343  1.589494  1.461505  1.434459  1.463274  1.487033 
dram[4]:  1.516976  1.518374  1.539192  1.555918  1.695095  1.662651  1.545855  1.553641  1.591415  1.596309  1.574331  1.599620  1.453994  1.447617  1.467429  1.468329 
dram[5]:  1.527933  1.520509  1.553593  1.545083  1.677588  1.668102  1.544897  1.530378  1.618025  1.609616  1.591587  1.588958  1.448609  1.447689  1.480405  1.484691 
average row locality = 1457354/936476 = 1.556211
average row locality_1 = 840884/510520 = 1.647113
average row locality_2 = 616470/425956 = 1.447262
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12067     12050     11875     11762     14330     14307     15068     14920     15087     14862     14655     14672     12995     12983     12227     12166 
dram[1]:     12093     12011     11798     11829     14265     14283     15016     15000     14995     14849     14540     14489     12919     12903     12231     12164 
dram[2]:     12058     11934     11841     11898     14236     14259     14941     15092     15008     14992     14618     14595     12983     12929     12139     12083 
dram[3]:     11991     11985     11793     11684     14392     14518     15051     15037     15072     15161     14562     14404     13037     12924     12346     12126 
dram[4]:     12056     12030     11882     11804     14376     14496     15082     14992     14993     14967     14673     14568     13083     12856     12201     12156 
dram[5]:     12050     12123     11852     11776     14363     14492     15009     14955     15024     15128     14635     14519     13015     12915     12212     12167 
total reads: 1295550
bank skew: 15161/11684 = 1.30
chip skew: 216235/215385 = 1.00
number of total write accesses:
dram[0]:       750       766      1069      1072      3802      3824      2025      2004      2817      2692      2366      2442       343       328       372       379 
dram[1]:       752       775      1067      1075      3746      3597      2067      2005      2790      2631      2380      2323       338       300       368       376 
dram[2]:       756       773      1073      1064      3852      3621      2060      1975      2890      2780      2390      2343       309       216       370       377 
dram[3]:       773       777      1073      1078      3849      3758      1968      2108      2837      2871      2483      2389       327       197       364       374 
dram[4]:       767       779      1078      1079      3870      3720      2094      2054      2729      2677      2377      2284       333       174       369       385 
dram[5]:       777       777      1077      1093      3968      3712      2127      1997      2750      2816      2543      2433       318       175       367       392 
total reads: 161807
bank skew: 3968/174 = 22.80
chip skew: 27322/26590 = 1.03
average mf latency per bank:
dram[0]:        732       723       814       818      1193      1202      1684      1685      1271      1277      1253      1241      1111      1089       832       814
dram[1]:        695       663       766       759      1110      1181      1580      1585      1234      1235      1178      1164      1002       991       730       724
dram[2]:        717       744       796       835      1192      1293      1667      1719      1267      1301      1260      1285      1109      1375       820       836
dram[3]:        666       693       742       779      1106      1193      1551      1607      1192      1238      1156      1178       970      1004       728       734
dram[4]:        735       753       817       854      1201      1314      1665      1746      1286      1325      1275      1279      1136      1133       840       854
dram[5]:        653       687       755       789      1105      1217      1550      1640      1214      1247      1156      1171       972       991       716       732
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4637      4149      4998      3528      4224      3725      3926
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       4159      4799      3405      4075      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3216
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3516      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      3784      3599      4118      3966      4431      3946      3879      4085      3562      4128
dram[5]:       3522      4000      3555      4283      3522      3946      3978      3840      3703      4184      3758      4367      3187      3231      3350      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1174275 n_act=155855 n_pre=155839 n_req=234498 n_req_1=59240 n_req_2=175258 n_req_3=0 n_rd=432052 n_write=38960 bw_util=0.4638 bw_util_1=0.1087 bw_util_2=0.3551 bw_util_3=0 blp=5.364300 blp_1= 2.078798 blp_2= 3.823647 blp_3= -nan
 n_activity=1823142 dram_eff=0.4979 dram_eff_1=0.1167 dram_eff_2=0.3812 dram_eff_3=0
bk0: 24134a 1520664i bk1: 24100a 1511203i bk2: 23750a 1485650i bk3: 23524a 1484821i bk4: 28660a 1191988i bk5: 28614a 1176831i bk6: 30136a 1277096i bk7: 29840a 1269211i bk8: 30174a 1274769i bk9: 29724a 1289450i bk10: 29310a 1300972i bk11: 29344a 1285358i bk12: 25990a 1472380i bk13: 25966a 1473118i bk14: 24454a 1487488i bk15: 24332a 1478118i 
bw_dist = 0.109	0.355	0.000	0.468	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31607
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1176157 n_act=155856 n_pre=155840 n_req=233553 n_req_1=57795 n_req_2=175758 n_req_3=0 n_rd=430766 n_write=38362 bw_util=0.4622 bw_util_1=0.1062 bw_util_2=0.356 bw_util_3=0 blp=5.293751 blp_1= 2.028060 blp_2= 3.800922 blp_3= -nan
 n_activity=1821080 dram_eff=0.4967 dram_eff_1=0.1142 dram_eff_2=0.3826 dram_eff_3=0
bk0: 24186a 1515923i bk1: 24022a 1515300i bk2: 23596a 1498462i bk3: 23658a 1484724i bk4: 28530a 1208682i bk5: 28566a 1195217i bk6: 30028a 1280934i bk7: 30000a 1273893i bk8: 29990a 1284945i bk9: 29698a 1288909i bk10: 29080a 1310066i bk11: 28978a 1305456i bk12: 25838a 1479653i bk13: 25806a 1476642i bk14: 24462a 1495444i bk15: 24328a 1485694i 
bw_dist = 0.106	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81085
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1175752 n_act=155662 n_pre=155646 n_req=233867 n_req_1=58455 n_req_2=175412 n_req_3=0 n_rd=431212 n_write=38709 bw_util=0.4627 bw_util_1=0.1073 bw_util_2=0.3553 bw_util_3=0 blp=5.382430 blp_1= 2.052729 blp_2= 3.847663 blp_3= -nan
 n_activity=1820417 dram_eff=0.4974 dram_eff_1=0.1154 dram_eff_2=0.382 dram_eff_3=0
bk0: 24116a 1514133i bk1: 23868a 1513403i bk2: 23682a 1484458i bk3: 23796a 1478059i bk4: 28472a 1186599i bk5: 28518a 1186821i bk6: 29882a 1279331i bk7: 30184a 1266005i bk8: 30016a 1272714i bk9: 29984a 1267642i bk10: 29236a 1295092i bk11: 29190a 1293290i bk12: 25966a 1477386i bk13: 25858a 1481913i bk14: 24278a 1486246i bk15: 24166a 1483058i 
bw_dist = 0.107	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32465
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1172668 n_act=156491 n_pre=156476 n_req=234658 n_req_1=58781 n_req_2=175877 n_req_3=0 n_rd=432162 n_write=39184 bw_util=0.464 bw_util_1=0.1078 bw_util_2=0.3562 bw_util_3=0 blp=5.291133 blp_1= 2.032351 blp_2= 3.786479 blp_3= -nan
 n_activity=1828221 dram_eff=0.4967 dram_eff_1=0.1154 dram_eff_2=0.3813 dram_eff_3=0
bk0: 23982a 1518538i bk1: 23970a 1513393i bk2: 23586a 1495272i bk3: 23368a 1493577i bk4: 28784a 1195424i bk5: 29036a 1186934i bk6: 30100a 1287998i bk7: 30074a 1269370i bk8: 30144a 1285134i bk9: 30322a 1269789i bk10: 29124a 1297191i bk11: 28808a 1303047i bk12: 26074a 1482642i bk13: 25846a 1486817i bk14: 24692a 1489204i bk15: 24252a 1489201i 
bw_dist = 0.108	0.356	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.94653
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1173348 n_act=156280 n_pre=156264 n_req=234414 n_req_1=59173 n_req_2=175241 n_req_3=0 n_rd=432426 n_write=38663 bw_util=0.4639 bw_util_1=0.1089 bw_util_2=0.3551 bw_util_3=0 blp=5.388319 blp_1= 2.061490 blp_2= 3.840230 blp_3= -nan
 n_activity=1819134 dram_eff=0.4991 dram_eff_1=0.1171 dram_eff_2=0.382 dram_eff_3=0
bk0: 24112a 1512145i bk1: 24060a 1505713i bk2: 23764a 1481736i bk3: 23608a 1477078i bk4: 28752a 1190957i bk5: 28992a 1175490i bk6: 30164a 1273463i bk7: 29982a 1255740i bk8: 29986a 1277803i bk9: 29934a 1276391i bk10: 29346a 1304023i bk11: 29136a 1299001i bk12: 26166a 1471711i bk13: 25710a 1488257i bk14: 24402a 1488154i bk15: 24312a 1475164i 
bw_dist = 0.109	0.355	0.000	0.466	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.39589
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1172517 n_act=156335 n_pre=156319 n_req=234865 n_req_1=59032 n_req_2=175833 n_req_3=0 n_rd=432468 n_write=39342 bw_util=0.4644 bw_util_1=0.1082 bw_util_2=0.3562 bw_util_3=0 blp=5.314349 blp_1= 2.050803 blp_2= 3.793810 blp_3= -nan
 n_activity=1826027 dram_eff=0.4977 dram_eff_1=0.116 dram_eff_2=0.3817 dram_eff_3=0
bk0: 24100a 1522263i bk1: 24246a 1510960i bk2: 23704a 1493530i bk3: 23552a 1486222i bk4: 28726a 1188343i bk5: 28984a 1184496i bk6: 30018a 1278246i bk7: 29910a 1273015i bk8: 30048a 1291125i bk9: 30256a 1270347i bk10: 29270a 1294688i bk11: 29036a 1295714i bk12: 26030a 1478136i bk13: 25830a 1486978i bk14: 24424a 1493598i bk15: 24334a 1485028i 
bw_dist = 0.108	0.356	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.96511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218765, Miss = 108311, Miss_rate = 0.495, Pending_hits = 3190, Reservation_fails = 57949
L2_cache_bank[1]: Access = 217938, Miss = 107724, Miss_rate = 0.494, Pending_hits = 3095, Reservation_fails = 56980
L2_cache_bank[2]: Access = 215797, Miss = 107861, Miss_rate = 0.500, Pending_hits = 3083, Reservation_fails = 39500
L2_cache_bank[3]: Access = 215629, Miss = 107532, Miss_rate = 0.499, Pending_hits = 3109, Reservation_fails = 36748
L2_cache_bank[4]: Access = 218705, Miss = 107824, Miss_rate = 0.493, Pending_hits = 3129, Reservation_fails = 51447
L2_cache_bank[5]: Access = 220751, Miss = 107783, Miss_rate = 0.488, Pending_hits = 3225, Reservation_fails = 60971
L2_cache_bank[6]: Access = 215287, Miss = 108244, Miss_rate = 0.503, Pending_hits = 3205, Reservation_fails = 36499
L2_cache_bank[7]: Access = 216049, Miss = 107843, Miss_rate = 0.499, Pending_hits = 3059, Reservation_fails = 46527
L2_cache_bank[8]: Access = 218207, Miss = 108346, Miss_rate = 0.497, Pending_hits = 3157, Reservation_fails = 62072
L2_cache_bank[9]: Access = 219637, Miss = 107869, Miss_rate = 0.491, Pending_hits = 3251, Reservation_fails = 67264
L2_cache_bank[10]: Access = 215460, Miss = 108163, Miss_rate = 0.502, Pending_hits = 3070, Reservation_fails = 37179
L2_cache_bank[11]: Access = 217103, Miss = 108080, Miss_rate = 0.498, Pending_hits = 3241, Reservation_fails = 43283
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218765, Miss = 108311 (0.495), PendingHit = 3190 (0.0146)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217938, Miss = 107724 (0.494), PendingHit = 3095 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215797, Miss = 107861 (0.5), PendingHit = 3083 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215629, Miss = 107532 (0.499), PendingHit = 3109 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218705, Miss = 107824 (0.493), PendingHit = 3129 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220751, Miss = 107783 (0.488), PendingHit = 3225 (0.0146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215287, Miss = 108244 (0.503), PendingHit = 3205 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216049, Miss = 107843 (0.499), PendingHit = 3059 (0.0142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218207, Miss = 108346 (0.497), PendingHit = 3157 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219637, Miss = 107869 (0.491), PendingHit = 3251 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215460, Miss = 108163 (0.502), PendingHit = 3070 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217103, Miss = 108080 (0.498), PendingHit = 3241 (0.0149)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1391406
Stream 1: Misses  = 692300
Stream 2: Accesses  = 1217922
Stream 2: Misses  = 603280
Stream 1+2: Accesses  = 2609328
Stream 1+2: Misses  = 1295580
Total Accesses  = 2609328
MPKI-CORES
CORE_L2MPKI_0	38.866
CORE_L2MPKI_1	42.552
CORE_L2MPKI_2	38.580
CORE_L2MPKI_3	42.475
CORE_L2MPKI_4	38.207
CORE_L2MPKI_5	39.650
CORE_L2MPKI_6	39.657
CORE_L2MPKI_7	40.794
CORE_L2MPKI_8	38.845
CORE_L2MPKI_9	42.294
CORE_L2MPKI_10	2.609
CORE_L2MPKI_11	2.622
CORE_L2MPKI_12	2.638
CORE_L2MPKI_13	2.577
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.587
CORE_L2MPKI_16	2.547
CORE_L2MPKI_17	2.619
CORE_L2MPKI_18	2.557
CORE_L2MPKI_19	2.570
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.583
CORE_L2MPKI_22	2.552
CORE_L2MPKI_23	2.604
CORE_L2MPKI_24	2.584
CORE_L2MPKI_25	2.576
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.627
CORE_L2MPKI_28	2.577
CORE_L2MPKI_29	2.590
CORE_L2MPKI_30	2.541
CORE_L2MPKI_31	2.605
CORE_L2MPKI_32	2.567
CORE_L2MPKI_33	2.567
CORE_L2MPKI_34	2.602
CORE_L2MPKI_35	2.675
CORE_L2MPKI_36	2.586
CORE_L2MPKI_37	2.554
CORE_L2MPKI_38	2.534
CORE_L2MPKI_39	2.593
CORE_L2MPKI_40	2.591
CORE_L2MPKI_41	2.597
CORE_L2MPKI_42	2.570
CORE_L2MPKI_43	2.574
CORE_L2MPKI_44	2.652
CORE_L2MPKI_45	2.607
CORE_L2MPKI_46	2.527
CORE_L2MPKI_47	2.542
CORE_L2MPKI_48	2.653
CORE_L2MPKI_49	2.613
CORE_L2MPKI_50	2.569
CORE_L2MPKI_51	2.572
CORE_L2MPKI_52	2.495
CORE_L2MPKI_53	2.644
CORE_L2MPKI_54	2.528
CORE_L2MPKI_55	2.554
CORE_L2MPKI_56	2.569
CORE_L2MPKI_57	2.593
CORE_L2MPKI_58	2.567
CORE_L2MPKI_59	2.531
Avg_MPKI_Stream1= 15.121
Avg_MPKI_Stream2= 2.579
MISSES-CORES
CORE_MISSES_0	28007
CORE_MISSES_1	28629
CORE_MISSES_2	27784
CORE_MISSES_3	28305
CORE_MISSES_4	28180
CORE_MISSES_5	26785
CORE_MISSES_6	28453
CORE_MISSES_7	28053
CORE_MISSES_8	27243
CORE_MISSES_9	27355
CORE_MISSES_10	20704
CORE_MISSES_11	21429
CORE_MISSES_12	21093
CORE_MISSES_13	19802
CORE_MISSES_14	20804
CORE_MISSES_15	20439
CORE_MISSES_16	19622
CORE_MISSES_17	20775
CORE_MISSES_18	19429
CORE_MISSES_19	20414
CORE_MISSES_20	20352
CORE_MISSES_21	20654
CORE_MISSES_22	20071
CORE_MISSES_23	21432
CORE_MISSES_24	21223
CORE_MISSES_25	20395
CORE_MISSES_26	21284
CORE_MISSES_27	21556
CORE_MISSES_28	21380
CORE_MISSES_29	20648
CORE_MISSES_30	20286
CORE_MISSES_31	20276
CORE_MISSES_32	20672
CORE_MISSES_33	19101
CORE_MISSES_34	19930
CORE_MISSES_35	19834
CORE_MISSES_36	20916
CORE_MISSES_37	19929
CORE_MISSES_38	20398
CORE_MISSES_39	19302
CORE_MISSES_40	20477
CORE_MISSES_41	19620
CORE_MISSES_42	20721
CORE_MISSES_43	20291
CORE_MISSES_44	20572
CORE_MISSES_45	19236
CORE_MISSES_46	20581
CORE_MISSES_47	20761
CORE_MISSES_48	20572
CORE_MISSES_49	19968
CORE_MISSES_50	20214
CORE_MISSES_51	19834
CORE_MISSES_52	20483
CORE_MISSES_53	19379
CORE_MISSES_54	20243
CORE_MISSES_55	20212
CORE_MISSES_56	20521
CORE_MISSES_57	19098
CORE_MISSES_58	20217
CORE_MISSES_59	19636
L2_MISSES = 1295580
L2_total_cache_accesses = 2609328
L2_total_cache_misses = 1295580
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 37814
L2_total_cache_reservation_fails = 596419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1075909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 431814
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5077
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 749
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 759
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 913821
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27686
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 116324
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 108721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6288
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12080210
icnt_total_pkts_simt_to_mem=2943120
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8231
gpu_ipc_2 =     264.9524
gpu_tot_sim_cycle_stream_1 = 1482555
gpu_tot_sim_cycle_stream_2 = 1480488
gpu_sim_insn_1 = 8633026
gpu_sim_insn_2 = 392258896
gpu_sim_cycle = 1482562
gpu_sim_insn = 400891922
gpu_ipc =     270.4048
gpu_tot_sim_cycle = 1482562
gpu_tot_sim_insn = 400891922
gpu_tot_ipc =     270.4048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7969807
gpu_stall_icnt2sh    = 12982226
gpu_total_sim_rate=199846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6980932
	L1I_total_cache_misses = 28308
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 77012, Miss = 61567, Miss_rate = 0.799, Pending_hits = 4709, Reservation_fails = 1315074
	L1D_cache_core[1]: Access = 78728, Miss = 62703, Miss_rate = 0.796, Pending_hits = 4976, Reservation_fails = 1320337
	L1D_cache_core[2]: Access = 75772, Miss = 60667, Miss_rate = 0.801, Pending_hits = 4621, Reservation_fails = 1297002
	L1D_cache_core[3]: Access = 75061, Miss = 60502, Miss_rate = 0.806, Pending_hits = 4734, Reservation_fails = 1307376
	L1D_cache_core[4]: Access = 78040, Miss = 61841, Miss_rate = 0.792, Pending_hits = 4843, Reservation_fails = 1318001
	L1D_cache_core[5]: Access = 73094, Miss = 58716, Miss_rate = 0.803, Pending_hits = 4682, Reservation_fails = 1278121
	L1D_cache_core[6]: Access = 77184, Miss = 61706, Miss_rate = 0.799, Pending_hits = 4757, Reservation_fails = 1327662
	L1D_cache_core[7]: Access = 78158, Miss = 62393, Miss_rate = 0.798, Pending_hits = 4861, Reservation_fails = 1315260
	L1D_cache_core[8]: Access = 73918, Miss = 59086, Miss_rate = 0.799, Pending_hits = 4646, Reservation_fails = 1283894
	L1D_cache_core[9]: Access = 73617, Miss = 59138, Miss_rate = 0.803, Pending_hits = 4432, Reservation_fails = 1288974
	L1D_cache_core[10]: Access = 19838, Miss = 18969, Miss_rate = 0.956, Pending_hits = 174, Reservation_fails = 31517
	L1D_cache_core[11]: Access = 20245, Miss = 19583, Miss_rate = 0.967, Pending_hits = 113, Reservation_fails = 26575
	L1D_cache_core[12]: Access = 21356, Miss = 19779, Miss_rate = 0.926, Pending_hits = 220, Reservation_fails = 36274
	L1D_cache_core[13]: Access = 19696, Miss = 18657, Miss_rate = 0.947, Pending_hits = 143, Reservation_fails = 37708
	L1D_cache_core[14]: Access = 20212, Miss = 19336, Miss_rate = 0.957, Pending_hits = 182, Reservation_fails = 28176
	L1D_cache_core[15]: Access = 20209, Miss = 19236, Miss_rate = 0.952, Pending_hits = 101, Reservation_fails = 30614
	L1D_cache_core[16]: Access = 19944, Miss = 18810, Miss_rate = 0.943, Pending_hits = 200, Reservation_fails = 35191
	L1D_cache_core[17]: Access = 19995, Miss = 19132, Miss_rate = 0.957, Pending_hits = 128, Reservation_fails = 28611
	L1D_cache_core[18]: Access = 18747, Miss = 18092, Miss_rate = 0.965, Pending_hits = 168, Reservation_fails = 27307
	L1D_cache_core[19]: Access = 19998, Miss = 19151, Miss_rate = 0.958, Pending_hits = 133, Reservation_fails = 28340
	L1D_cache_core[20]: Access = 18999, Miss = 18760, Miss_rate = 0.987, Pending_hits = 114, Reservation_fails = 20759
	L1D_cache_core[21]: Access = 18759, Miss = 18677, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 15612
	L1D_cache_core[22]: Access = 18695, Miss = 18399, Miss_rate = 0.984, Pending_hits = 120, Reservation_fails = 20046
	L1D_cache_core[23]: Access = 19298, Miss = 19239, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 13664
	L1D_cache_core[24]: Access = 19297, Miss = 19131, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 16483
	L1D_cache_core[25]: Access = 18581, Miss = 18539, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 18871
	L1D_cache_core[26]: Access = 19560, Miss = 19398, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 16008
	L1D_cache_core[27]: Access = 19346, Miss = 19268, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 16900
	L1D_cache_core[28]: Access = 19496, Miss = 19368, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 17056
	L1D_cache_core[29]: Access = 18726, Miss = 18651, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 19412
	L1D_cache_core[30]: Access = 18717, Miss = 18717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14740
	L1D_cache_core[31]: Access = 18287, Miss = 18287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21542
	L1D_cache_core[32]: Access = 18919, Miss = 18919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20321
	L1D_cache_core[33]: Access = 17491, Miss = 17491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26486
	L1D_cache_core[34]: Access = 17985, Miss = 17985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16739
	L1D_cache_core[35]: Access = 17515, Miss = 17515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26631
	L1D_cache_core[36]: Access = 19006, Miss = 19006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12789
	L1D_cache_core[37]: Access = 18333, Miss = 18333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20398
	L1D_cache_core[38]: Access = 18925, Miss = 18925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18605
	L1D_cache_core[39]: Access = 17472, Miss = 17472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22834
	L1D_cache_core[40]: Access = 18651, Miss = 18651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18560
	L1D_cache_core[41]: Access = 17842, Miss = 17842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25362
	L1D_cache_core[42]: Access = 18948, Miss = 18948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13423
	L1D_cache_core[43]: Access = 18593, Miss = 18593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21103
	L1D_cache_core[44]: Access = 18185, Miss = 18185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17222
	L1D_cache_core[45]: Access = 17437, Miss = 17437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23575
	L1D_cache_core[46]: Access = 19113, Miss = 19113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11220
	L1D_cache_core[47]: Access = 19180, Miss = 19180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14794
	L1D_cache_core[48]: Access = 18283, Miss = 18283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17709
	L1D_cache_core[49]: Access = 17928, Miss = 17928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21286
	L1D_cache_core[50]: Access = 18498, Miss = 18498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18653
	L1D_cache_core[51]: Access = 18068, Miss = 18068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17288
	L1D_cache_core[52]: Access = 19244, Miss = 19244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14448
	L1D_cache_core[53]: Access = 17265, Miss = 17265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24360
	L1D_cache_core[54]: Access = 18780, Miss = 18780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11956
	L1D_cache_core[55]: Access = 18663, Miss = 18663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20889
	L1D_cache_core[56]: Access = 18783, Miss = 18783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14237
	L1D_cache_core[57]: Access = 17304, Miss = 17304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20699
	L1D_cache_core[58]: Access = 18460, Miss = 18460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13968
	L1D_cache_core[59]: Access = 18278, Miss = 18278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20444
	L1D_total_cache_accesses = 1701734
	L1D_total_cache_misses = 1538647
	L1D_total_cache_miss_rate = 0.9042
	L1D_total_cache_pending_hits = 49561
	L1D_total_cache_reservation_fails = 14099106
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 664630
	L1C_total_cache_misses = 10487
	L1C_total_cache_miss_rate = 0.0158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1057831
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 1748999
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1303059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11560692
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 654143
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10487
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1748999
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1057831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 235588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2538414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6952624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28308
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1618, 2010, 1603, 2006, 1981, 2021, 1997, 2481, 1592, 1980, 2487, 2021, 1117, 2036, 2040, 1813, 1526, 1733, 1973, 1819, 1999, 1740, 1943, 1769, 1565, 1769, 1537, 1737, 1539, 1752, 1552, 1591, 1466, 1563, 1504, 2021, 1465, 1120, 1383, 2010, 1335, 1591, 1711, 1518, 1213, 1496, 1587, 
gpgpu_n_tot_thrd_icount = 426719456
gpgpu_n_tot_w_icount = 13334983
gpgpu_n_stall_shd_mem = 26502863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1303059
gpgpu_n_mem_write_global = 238175
gpgpu_n_mem_texture = 1057831
gpgpu_n_mem_const = 6585
gpgpu_n_load_insn  = 28759955
gpgpu_n_store_insn = 1144923
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 5099874
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14684538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32761521	W0_Idle:9195032	W0_Scoreboard:122451279	W1:171649	W2:136646	W3:135984	W4:105895	W5:75462	W6:36432	W7:19041	W8:6688	W9:2545	W10:931	W11:747	W12:598	W13:506	W14:792	W15:544	W16:1093	W17:2126	W18:2516	W19:6712	W20:6893	W21:12114	W22:16744	W23:14491	W24:17116	W25:17292	W26:11523	W27:6470	W28:3462	W29:1196	W30:595	W31:0	W32:12520285
Warp Occupancy Distribution:
Stall:27411059	W0_Idle:5194714	W0_Scoreboard:50299535	W1:171649	W2:136646	W3:135984	W4:105895	W5:75462	W6:36432	W7:19041	W8:6688	W9:2545	W10:931	W11:747	W12:598	W13:506	W14:792	W15:544	W16:1093	W17:2126	W18:2516	W19:6712	W20:6893	W21:12114	W22:16744	W23:14491	W24:17116	W25:17292	W26:11523	W27:6470	W28:3462	W29:1196	W30:595	W31:0	W32:5129053
Warp Occupancy Distribution:
Stall:5350462	W0_Idle:4000318	W0_Scoreboard:72151744	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7391232
warp_utilization0: 0.075025
warp_utilization1: 0.066898
warp_utilization2: 0.083147
traffic_breakdown_coretomem[CONST_ACC_R] = 52680 {8:6585,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10424472 {8:1303059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12580280 {40:200774,72:8394,136:29007,}
traffic_breakdown_coretomem[INST_ACC_R] = 31040 {8:3880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8462648 {8:1057831,}
traffic_breakdown_memtocore[CONST_ACC_R] = 474120 {72:6585,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 177174136 {136:1302751,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1905160 {8:238145,}
traffic_breakdown_memtocore[INST_ACC_R] = 527680 {136:3880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 143865016 {136:1057831,}
maxmrqlatency = 1086 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 626 
averagemflatency_1 = 667 
averagemflatency_2= 578 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1482561 
mrq_lat_table:634138 	28477 	34175 	70191 	194917 	204648 	174257 	93167 	21581 	1798 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7604 	27321 	65168 	186278 	801547 	1201736 	310450 	5156 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	337000 	97962 	138619 	263472 	457192 	654217 	572643 	86551 	1827 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	87728 	2048971 	227019 	3439 	10 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	49301 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	362 	2597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        22        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        22        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        19        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      3466      4001      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5247      4916      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      6887      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      4779      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      3772      5070      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      4237      5710      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.541060  1.512391  1.564608  1.541066  1.674857  1.681443  1.539910  1.546701  1.613554  1.617731  1.591491  1.583017  1.447737  1.459700  1.483108  1.470519 
dram[1]:  1.521739  1.541782  1.564895  1.548728  1.649359  1.629603  1.554322  1.530052  1.608920  1.603376  1.581900  1.593554  1.445850  1.437139  1.486082  1.469072 
dram[2]:  1.517348  1.536332  1.567043  1.545487  1.669867  1.658012  1.549207  1.549714  1.597465  1.611242  1.584203  1.588335  1.465491  1.459907  1.460138  1.476478 
dram[3]:  1.514835  1.527103  1.534407  1.561674  1.656917  1.665239  1.534211  1.551163  1.615461  1.607847  1.582343  1.589494  1.461505  1.434459  1.463274  1.487033 
dram[4]:  1.516976  1.518374  1.539192  1.555918  1.695095  1.662651  1.545855  1.553641  1.591415  1.596309  1.574331  1.599620  1.453994  1.447617  1.467429  1.468329 
dram[5]:  1.527933  1.520509  1.553593  1.545083  1.677588  1.668102  1.544897  1.530378  1.618025  1.609616  1.591587  1.588958  1.448609  1.447689  1.480405  1.484691 
average row locality = 1457354/936476 = 1.556211
average row locality_1 = 840884/510520 = 1.647113
average row locality_2 = 616470/425956 = 1.447262
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12067     12050     11875     11762     14330     14307     15068     14920     15087     14862     14655     14672     12995     12983     12227     12166 
dram[1]:     12093     12011     11798     11829     14265     14283     15016     15000     14995     14849     14540     14489     12919     12903     12231     12164 
dram[2]:     12058     11934     11841     11898     14236     14259     14941     15092     15008     14992     14618     14595     12983     12929     12139     12083 
dram[3]:     11991     11985     11793     11684     14392     14518     15051     15037     15072     15161     14562     14404     13037     12924     12346     12126 
dram[4]:     12056     12030     11882     11804     14376     14496     15082     14992     14993     14967     14673     14568     13083     12856     12201     12156 
dram[5]:     12050     12123     11852     11776     14363     14492     15009     14955     15024     15128     14635     14519     13015     12915     12212     12167 
total reads: 1295550
bank skew: 15161/11684 = 1.30
chip skew: 216235/215385 = 1.00
number of total write accesses:
dram[0]:       750       766      1069      1072      3802      3824      2025      2004      2817      2692      2366      2442       343       328       372       379 
dram[1]:       752       775      1067      1075      3746      3597      2067      2005      2790      2631      2380      2323       338       300       368       376 
dram[2]:       756       773      1073      1064      3852      3621      2060      1975      2890      2780      2390      2343       309       216       370       377 
dram[3]:       773       777      1073      1078      3849      3758      1968      2108      2837      2871      2483      2389       327       197       364       374 
dram[4]:       767       779      1078      1079      3870      3720      2094      2054      2729      2677      2377      2284       333       174       369       385 
dram[5]:       777       777      1077      1093      3968      3712      2127      1997      2750      2816      2543      2433       318       175       367       392 
total reads: 161807
bank skew: 3968/174 = 22.80
chip skew: 27322/26590 = 1.03
average mf latency per bank:
dram[0]:        732       723       814       818      1193      1202      1684      1685      1271      1277      1253      1241      1111      1089       832       814
dram[1]:        695       663       766       759      1110      1181      1580      1585      1234      1235      1178      1164      1002       991       730       724
dram[2]:        717       744       796       835      1192      1293      1667      1719      1267      1301      1260      1285      1109      1375       820       836
dram[3]:        666       693       742       779      1106      1193      1551      1607      1192      1238      1156      1178       970      1004       728       734
dram[4]:        735       753       817       854      1201      1314      1665      1746      1286      1325      1275      1279      1136      1133       840       854
dram[5]:        653       687       755       789      1105      1217      1550      1640      1214      1247      1156      1171       972       991       716       732
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4637      4149      4998      3528      4224      3725      3926
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3691      3926      4187      3704      3496
dram[2]:       4159      4799      3405      4075      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3216
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3516      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      3784      3599      4118      3966      4431      3946      3879      4085      3562      4128
dram[5]:       3522      4000      3555      4283      3522      3946      3978      3840      3703      4184      3758      4367      3187      3231      3350      4148
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1174275 n_act=155855 n_pre=155839 n_req=234498 n_req_1=59240 n_req_2=175258 n_req_3=0 n_rd=432052 n_write=38960 bw_util=0.4638 bw_util_1=0.1087 bw_util_2=0.3551 bw_util_3=0 blp=5.364300 blp_1= 2.078798 blp_2= 3.823647 blp_3= -nan
 n_activity=1823142 dram_eff=0.4979 dram_eff_1=0.1167 dram_eff_2=0.3812 dram_eff_3=0
bk0: 24134a 1520664i bk1: 24100a 1511203i bk2: 23750a 1485650i bk3: 23524a 1484821i bk4: 28660a 1191988i bk5: 28614a 1176831i bk6: 30136a 1277096i bk7: 29840a 1269211i bk8: 30174a 1274769i bk9: 29724a 1289450i bk10: 29310a 1300972i bk11: 29344a 1285358i bk12: 25990a 1472380i bk13: 25966a 1473118i bk14: 24454a 1487488i bk15: 24332a 1478118i 
bw_dist = 0.109	0.355	0.000	0.468	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31607
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1176157 n_act=155856 n_pre=155840 n_req=233553 n_req_1=57795 n_req_2=175758 n_req_3=0 n_rd=430766 n_write=38362 bw_util=0.4622 bw_util_1=0.1062 bw_util_2=0.356 bw_util_3=0 blp=5.293751 blp_1= 2.028060 blp_2= 3.800922 blp_3= -nan
 n_activity=1821080 dram_eff=0.4967 dram_eff_1=0.1142 dram_eff_2=0.3826 dram_eff_3=0
bk0: 24186a 1515923i bk1: 24022a 1515300i bk2: 23596a 1498462i bk3: 23658a 1484724i bk4: 28530a 1208682i bk5: 28566a 1195217i bk6: 30028a 1280934i bk7: 30000a 1273893i bk8: 29990a 1284945i bk9: 29698a 1288909i bk10: 29080a 1310066i bk11: 28978a 1305456i bk12: 25838a 1479653i bk13: 25806a 1476642i bk14: 24462a 1495444i bk15: 24328a 1485694i 
bw_dist = 0.106	0.356	0.000	0.468	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81085
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1175752 n_act=155662 n_pre=155646 n_req=233867 n_req_1=58455 n_req_2=175412 n_req_3=0 n_rd=431212 n_write=38709 bw_util=0.4627 bw_util_1=0.1073 bw_util_2=0.3553 bw_util_3=0 blp=5.382430 blp_1= 2.052729 blp_2= 3.847663 blp_3= -nan
 n_activity=1820417 dram_eff=0.4974 dram_eff_1=0.1154 dram_eff_2=0.382 dram_eff_3=0
bk0: 24116a 1514133i bk1: 23868a 1513403i bk2: 23682a 1484458i bk3: 23796a 1478059i bk4: 28472a 1186599i bk5: 28518a 1186821i bk6: 29882a 1279331i bk7: 30184a 1266005i bk8: 30016a 1272714i bk9: 29984a 1267642i bk10: 29236a 1295092i bk11: 29190a 1293290i bk12: 25966a 1477386i bk13: 25858a 1481913i bk14: 24278a 1486246i bk15: 24166a 1483058i 
bw_dist = 0.107	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32465
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1172668 n_act=156491 n_pre=156476 n_req=234658 n_req_1=58781 n_req_2=175877 n_req_3=0 n_rd=432162 n_write=39184 bw_util=0.464 bw_util_1=0.1078 bw_util_2=0.3562 bw_util_3=0 blp=5.291133 blp_1= 2.032351 blp_2= 3.786479 blp_3= -nan
 n_activity=1828221 dram_eff=0.4967 dram_eff_1=0.1154 dram_eff_2=0.3813 dram_eff_3=0
bk0: 23982a 1518538i bk1: 23970a 1513393i bk2: 23586a 1495272i bk3: 23368a 1493577i bk4: 28784a 1195424i bk5: 29036a 1186934i bk6: 30100a 1287998i bk7: 30074a 1269370i bk8: 30144a 1285134i bk9: 30322a 1269789i bk10: 29124a 1297191i bk11: 28808a 1303047i bk12: 26074a 1482642i bk13: 25846a 1486817i bk14: 24692a 1489204i bk15: 24252a 1489201i 
bw_dist = 0.108	0.356	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.94653
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1173348 n_act=156280 n_pre=156264 n_req=234414 n_req_1=59173 n_req_2=175241 n_req_3=0 n_rd=432426 n_write=38663 bw_util=0.4639 bw_util_1=0.1089 bw_util_2=0.3551 bw_util_3=0 blp=5.388319 blp_1= 2.061490 blp_2= 3.840230 blp_3= -nan
 n_activity=1819134 dram_eff=0.4991 dram_eff_1=0.1171 dram_eff_2=0.382 dram_eff_3=0
bk0: 24112a 1512145i bk1: 24060a 1505713i bk2: 23764a 1481736i bk3: 23608a 1477078i bk4: 28752a 1190957i bk5: 28992a 1175490i bk6: 30164a 1273463i bk7: 29982a 1255740i bk8: 29986a 1277803i bk9: 29934a 1276391i bk10: 29346a 1304023i bk11: 29136a 1299001i bk12: 26166a 1471711i bk13: 25710a 1488257i bk14: 24402a 1488154i bk15: 24312a 1475164i 
bw_dist = 0.109	0.355	0.000	0.466	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.39589
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956981 n_nop=1172517 n_act=156335 n_pre=156319 n_req=234865 n_req_1=59032 n_req_2=175833 n_req_3=0 n_rd=432468 n_write=39342 bw_util=0.4644 bw_util_1=0.1082 bw_util_2=0.3562 bw_util_3=0 blp=5.314349 blp_1= 2.050803 blp_2= 3.793810 blp_3= -nan
 n_activity=1826027 dram_eff=0.4977 dram_eff_1=0.116 dram_eff_2=0.3817 dram_eff_3=0
bk0: 24100a 1522263i bk1: 24246a 1510960i bk2: 23704a 1493530i bk3: 23552a 1486222i bk4: 28726a 1188343i bk5: 28984a 1184496i bk6: 30018a 1278246i bk7: 29910a 1273015i bk8: 30048a 1291125i bk9: 30256a 1270347i bk10: 29270a 1294688i bk11: 29036a 1295714i bk12: 26030a 1478136i bk13: 25830a 1486978i bk14: 24424a 1493598i bk15: 24334a 1485028i 
bw_dist = 0.108	0.356	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.96511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218765, Miss = 108311, Miss_rate = 0.495, Pending_hits = 3190, Reservation_fails = 57949
L2_cache_bank[1]: Access = 217938, Miss = 107724, Miss_rate = 0.494, Pending_hits = 3095, Reservation_fails = 56980
L2_cache_bank[2]: Access = 215797, Miss = 107861, Miss_rate = 0.500, Pending_hits = 3083, Reservation_fails = 39500
L2_cache_bank[3]: Access = 215629, Miss = 107532, Miss_rate = 0.499, Pending_hits = 3109, Reservation_fails = 36748
L2_cache_bank[4]: Access = 218705, Miss = 107824, Miss_rate = 0.493, Pending_hits = 3129, Reservation_fails = 51447
L2_cache_bank[5]: Access = 220751, Miss = 107783, Miss_rate = 0.488, Pending_hits = 3225, Reservation_fails = 60971
L2_cache_bank[6]: Access = 215287, Miss = 108244, Miss_rate = 0.503, Pending_hits = 3205, Reservation_fails = 36499
L2_cache_bank[7]: Access = 216049, Miss = 107843, Miss_rate = 0.499, Pending_hits = 3059, Reservation_fails = 46527
L2_cache_bank[8]: Access = 218207, Miss = 108346, Miss_rate = 0.497, Pending_hits = 3157, Reservation_fails = 62072
L2_cache_bank[9]: Access = 219637, Miss = 107869, Miss_rate = 0.491, Pending_hits = 3251, Reservation_fails = 67264
L2_cache_bank[10]: Access = 215460, Miss = 108163, Miss_rate = 0.502, Pending_hits = 3070, Reservation_fails = 37179
L2_cache_bank[11]: Access = 217103, Miss = 108080, Miss_rate = 0.498, Pending_hits = 3241, Reservation_fails = 43283
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218765, Miss = 108311 (0.495), PendingHit = 3190 (0.0146)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217938, Miss = 107724 (0.494), PendingHit = 3095 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215797, Miss = 107861 (0.5), PendingHit = 3083 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215629, Miss = 107532 (0.499), PendingHit = 3109 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218705, Miss = 107824 (0.493), PendingHit = 3129 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220751, Miss = 107783 (0.488), PendingHit = 3225 (0.0146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215287, Miss = 108244 (0.503), PendingHit = 3205 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216049, Miss = 107843 (0.499), PendingHit = 3059 (0.0142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218207, Miss = 108346 (0.497), PendingHit = 3157 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219637, Miss = 107869 (0.491), PendingHit = 3251 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215460, Miss = 108163 (0.502), PendingHit = 3070 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217103, Miss = 108080 (0.498), PendingHit = 3241 (0.0149)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.495
Stream 1: Accesses  = 1391406
Stream 1: Misses  = 692300
Stream 2: Accesses  = 1217922
Stream 2: Misses  = 603280
Stream 1+2: Accesses  = 2609328
Stream 1+2: Misses  = 1295580
Total Accesses  = 2609328
MPKI-CORES
CORE_L2MPKI_0	38.866
CORE_L2MPKI_1	42.552
CORE_L2MPKI_2	38.580
CORE_L2MPKI_3	42.475
CORE_L2MPKI_4	38.207
CORE_L2MPKI_5	39.650
CORE_L2MPKI_6	39.657
CORE_L2MPKI_7	40.794
CORE_L2MPKI_8	38.845
CORE_L2MPKI_9	42.294
CORE_L2MPKI_10	2.609
CORE_L2MPKI_11	2.622
CORE_L2MPKI_12	2.638
CORE_L2MPKI_13	2.577
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.587
CORE_L2MPKI_16	2.547
CORE_L2MPKI_17	2.619
CORE_L2MPKI_18	2.557
CORE_L2MPKI_19	2.570
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.583
CORE_L2MPKI_22	2.552
CORE_L2MPKI_23	2.604
CORE_L2MPKI_24	2.584
CORE_L2MPKI_25	2.576
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.627
CORE_L2MPKI_28	2.577
CORE_L2MPKI_29	2.590
CORE_L2MPKI_30	2.541
CORE_L2MPKI_31	2.605
CORE_L2MPKI_32	2.567
CORE_L2MPKI_33	2.567
CORE_L2MPKI_34	2.602
CORE_L2MPKI_35	2.675
CORE_L2MPKI_36	2.586
CORE_L2MPKI_37	2.554
CORE_L2MPKI_38	2.534
CORE_L2MPKI_39	2.593
CORE_L2MPKI_40	2.591
CORE_L2MPKI_41	2.597
CORE_L2MPKI_42	2.570
CORE_L2MPKI_43	2.574
CORE_L2MPKI_44	2.652
CORE_L2MPKI_45	2.607
CORE_L2MPKI_46	2.527
CORE_L2MPKI_47	2.542
CORE_L2MPKI_48	2.653
CORE_L2MPKI_49	2.613
CORE_L2MPKI_50	2.569
CORE_L2MPKI_51	2.572
CORE_L2MPKI_52	2.495
CORE_L2MPKI_53	2.644
CORE_L2MPKI_54	2.528
CORE_L2MPKI_55	2.554
CORE_L2MPKI_56	2.569
CORE_L2MPKI_57	2.593
CORE_L2MPKI_58	2.567
CORE_L2MPKI_59	2.531
Avg_MPKI_Stream1= 15.121
Avg_MPKI_Stream2= 2.579
MISSES-CORES
CORE_MISSES_0	28007
CORE_MISSES_1	28629
CORE_MISSES_2	27784
CORE_MISSES_3	28305
CORE_MISSES_4	28180
CORE_MISSES_5	26785
CORE_MISSES_6	28453
CORE_MISSES_7	28053
CORE_MISSES_8	27243
CORE_MISSES_9	27355
CORE_MISSES_10	20704
CORE_MISSES_11	21429
CORE_MISSES_12	21093
CORE_MISSES_13	19802
CORE_MISSES_14	20804
CORE_MISSES_15	20439
CORE_MISSES_16	19622
CORE_MISSES_17	20775
CORE_MISSES_18	19429
CORE_MISSES_19	20414
CORE_MISSES_20	20352
CORE_MISSES_21	20654
CORE_MISSES_22	20071
CORE_MISSES_23	21432
CORE_MISSES_24	21223
CORE_MISSES_25	20395
CORE_MISSES_26	21284
CORE_MISSES_27	21556
CORE_MISSES_28	21380
CORE_MISSES_29	20648
CORE_MISSES_30	20286
CORE_MISSES_31	20276
CORE_MISSES_32	20672
CORE_MISSES_33	19101
CORE_MISSES_34	19930
CORE_MISSES_35	19834
CORE_MISSES_36	20916
CORE_MISSES_37	19929
CORE_MISSES_38	20398
CORE_MISSES_39	19302
CORE_MISSES_40	20477
CORE_MISSES_41	19620
CORE_MISSES_42	20721
CORE_MISSES_43	20291
CORE_MISSES_44	20572
CORE_MISSES_45	19236
CORE_MISSES_46	20581
CORE_MISSES_47	20761
CORE_MISSES_48	20572
CORE_MISSES_49	19968
CORE_MISSES_50	20214
CORE_MISSES_51	19834
CORE_MISSES_52	20483
CORE_MISSES_53	19379
CORE_MISSES_54	20243
CORE_MISSES_55	20212
CORE_MISSES_56	20521
CORE_MISSES_57	19098
CORE_MISSES_58	20217
CORE_MISSES_59	19636
L2_MISSES = 1295580
L2_total_cache_accesses = 2609328
L2_total_cache_misses = 1295580
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 37814
L2_total_cache_reservation_fails = 596419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1075909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 431814
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5077
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 749
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 759
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 913821
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27686
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 116324
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 108721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6288
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12080210
icnt_total_pkts_simt_to_mem=2943120
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6352
gpu_ipc_2 =     264.3957
gpu_tot_sim_cycle_stream_1 = 1599786
gpu_tot_sim_cycle_stream_2 = 1597717
gpu_sim_insn_1 = 9015084
gpu_sim_insn_2 = 422429488
gpu_sim_cycle = 1599793
gpu_sim_insn = 431444572
gpu_ipc =     269.6877
gpu_tot_sim_cycle = 1599793
gpu_tot_sim_insn = 431444572
gpu_tot_ipc =     269.6877
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8632695
gpu_stall_icnt2sh    = 14046969
gpu_total_sim_rate=199281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7496126
	L1I_total_cache_misses = 30071
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 83360, Miss = 66868, Miss_rate = 0.802, Pending_hits = 5072, Reservation_fails = 1425635
	L1D_cache_core[1]: Access = 84608, Miss = 67671, Miss_rate = 0.800, Pending_hits = 5329, Reservation_fails = 1431419
	L1D_cache_core[2]: Access = 81801, Miss = 65761, Miss_rate = 0.804, Pending_hits = 4993, Reservation_fails = 1407941
	L1D_cache_core[3]: Access = 81015, Miss = 65509, Miss_rate = 0.809, Pending_hits = 5069, Reservation_fails = 1418403
	L1D_cache_core[4]: Access = 83772, Miss = 66609, Miss_rate = 0.795, Pending_hits = 5178, Reservation_fails = 1429258
	L1D_cache_core[5]: Access = 79218, Miss = 63842, Miss_rate = 0.806, Pending_hits = 5056, Reservation_fails = 1388946
	L1D_cache_core[6]: Access = 82922, Miss = 66527, Miss_rate = 0.802, Pending_hits = 5103, Reservation_fails = 1438903
	L1D_cache_core[7]: Access = 83967, Miss = 67294, Miss_rate = 0.801, Pending_hits = 5187, Reservation_fails = 1426407
	L1D_cache_core[8]: Access = 79701, Miss = 63961, Miss_rate = 0.803, Pending_hits = 5020, Reservation_fails = 1395067
	L1D_cache_core[9]: Access = 79814, Miss = 64319, Miss_rate = 0.806, Pending_hits = 4786, Reservation_fails = 1399742
	L1D_cache_core[10]: Access = 21175, Miss = 20306, Miss_rate = 0.959, Pending_hits = 174, Reservation_fails = 32479
	L1D_cache_core[11]: Access = 21362, Miss = 20700, Miss_rate = 0.969, Pending_hits = 113, Reservation_fails = 29415
	L1D_cache_core[12]: Access = 22973, Miss = 21396, Miss_rate = 0.931, Pending_hits = 220, Reservation_fails = 36662
	L1D_cache_core[13]: Access = 20993, Miss = 19954, Miss_rate = 0.951, Pending_hits = 143, Reservation_fails = 42553
	L1D_cache_core[14]: Access = 21775, Miss = 20899, Miss_rate = 0.960, Pending_hits = 182, Reservation_fails = 29029
	L1D_cache_core[15]: Access = 21436, Miss = 20463, Miss_rate = 0.955, Pending_hits = 101, Reservation_fails = 34056
	L1D_cache_core[16]: Access = 21414, Miss = 20280, Miss_rate = 0.947, Pending_hits = 200, Reservation_fails = 35540
	L1D_cache_core[17]: Access = 21238, Miss = 20375, Miss_rate = 0.959, Pending_hits = 128, Reservation_fails = 31368
	L1D_cache_core[18]: Access = 20517, Miss = 19862, Miss_rate = 0.968, Pending_hits = 168, Reservation_fails = 27328
	L1D_cache_core[19]: Access = 21136, Miss = 20289, Miss_rate = 0.960, Pending_hits = 133, Reservation_fails = 33253
	L1D_cache_core[20]: Access = 20642, Miss = 20403, Miss_rate = 0.988, Pending_hits = 114, Reservation_fails = 20961
	L1D_cache_core[21]: Access = 19940, Miss = 19858, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 19757
	L1D_cache_core[22]: Access = 20471, Miss = 20175, Miss_rate = 0.986, Pending_hits = 120, Reservation_fails = 21183
	L1D_cache_core[23]: Access = 20647, Miss = 20588, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 15725
	L1D_cache_core[24]: Access = 20679, Miss = 20513, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 18003
	L1D_cache_core[25]: Access = 19934, Miss = 19892, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21577
	L1D_cache_core[26]: Access = 21165, Miss = 21003, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 16133
	L1D_cache_core[27]: Access = 20549, Miss = 20471, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 19831
	L1D_cache_core[28]: Access = 20941, Miss = 20813, Miss_rate = 0.994, Pending_hits = 84, Reservation_fails = 18596
	L1D_cache_core[29]: Access = 19992, Miss = 19917, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 21769
	L1D_cache_core[30]: Access = 20137, Miss = 20137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16075
	L1D_cache_core[31]: Access = 19486, Miss = 19486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[32]: Access = 20408, Miss = 20408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20563
	L1D_cache_core[33]: Access = 18873, Miss = 18873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27480
	L1D_cache_core[34]: Access = 19381, Miss = 19381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18379
	L1D_cache_core[35]: Access = 18896, Miss = 18896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27858
	L1D_cache_core[36]: Access = 20342, Miss = 20342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14608
	L1D_cache_core[37]: Access = 19933, Miss = 19933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20722
	L1D_cache_core[38]: Access = 20646, Miss = 20646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18605
	L1D_cache_core[39]: Access = 18854, Miss = 18854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24161
	L1D_cache_core[40]: Access = 19911, Miss = 19911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20247
	L1D_cache_core[41]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26216
	L1D_cache_core[42]: Access = 20642, Miss = 20642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13810
	L1D_cache_core[43]: Access = 19975, Miss = 19975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22920
	L1D_cache_core[44]: Access = 19621, Miss = 19621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18330
	L1D_cache_core[45]: Access = 18797, Miss = 18797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24601
	L1D_cache_core[46]: Access = 20863, Miss = 20863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11229
	L1D_cache_core[47]: Access = 20563, Miss = 20563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15790
	L1D_cache_core[48]: Access = 19869, Miss = 19869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18531
	L1D_cache_core[49]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23052
	L1D_cache_core[50]: Access = 20174, Miss = 20174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19601
	L1D_cache_core[51]: Access = 19588, Miss = 19588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17379
	L1D_cache_core[52]: Access = 20656, Miss = 20656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14893
	L1D_cache_core[53]: Access = 18649, Miss = 18649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24647
	L1D_cache_core[54]: Access = 20203, Miss = 20203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12376
	L1D_cache_core[55]: Access = 19907, Miss = 19907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23210
	L1D_cache_core[56]: Access = 20108, Miss = 20108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16402
	L1D_cache_core[57]: Access = 18548, Miss = 18548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22486
	L1D_cache_core[58]: Access = 20012, Miss = 20012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15963
	L1D_cache_core[59]: Access = 19396, Miss = 19396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23139
	L1D_total_cache_accesses = 1832217
	L1D_total_cache_misses = 1659578
	L1D_total_cache_miss_rate = 0.9058
	L1D_total_cache_pending_hits = 53093
	L1D_total_cache_reservation_fails = 15283387
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 711598
	L1C_total_cache_misses = 10651
	L1C_total_cache_miss_rate = 0.0150
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1140049
	L1T_total_cache_miss_rate = 0.3772
	L1T_total_cache_pending_hits = 1882691
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1411110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12654516
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 700947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10651
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1882691
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1140049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 248468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2628871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7466055
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30071
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1733, 2010, 1698, 2006, 2055, 2021, 2059, 2481, 1644, 1980, 2519, 2021, 1148, 2036, 2063, 2006, 1547, 1958, 1990, 2049, 2017, 1967, 1954, 2034, 1576, 2051, 1548, 2021, 1545, 2036, 1556, 1591, 1466, 1563, 1552, 2021, 1548, 1120, 1548, 2010, 1558, 1591, 1932, 1518, 1390, 1496, 1761, 
gpgpu_n_tot_thrd_icount = 458274240
gpgpu_n_tot_w_icount = 14321070
gpgpu_n_stall_shd_mem = 28712149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1411106
gpgpu_n_mem_write_global = 251075
gpgpu_n_mem_texture = 1140049
gpgpu_n_mem_const = 6696
gpgpu_n_load_insn  = 30956144
gpgpu_n_store_insn = 1218917
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 5436905
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15922041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35644409	W0_Idle:9694626	W0_Scoreboard:132150412	W1:174122	W2:140095	W3:140466	W4:109249	W5:77844	W6:37873	W7:19958	W8:7079	W9:2749	W10:1024	W11:816	W12:746	W13:601	W14:913	W15:701	W16:1351	W17:2266	W18:2788	W19:7316	W20:7651	W21:13351	W22:18190	W23:16553	W24:18508	W25:19216	W26:13083	W27:7219	W28:3726	W29:1552	W30:595	W31:0	W32:13473592
Warp Occupancy Distribution:
Stall:29970524	W0_Idle:5320345	W0_Scoreboard:54238736	W1:174122	W2:140095	W3:140466	W4:109249	W5:77844	W6:37873	W7:19958	W8:7079	W9:2749	W10:1024	W11:816	W12:746	W13:601	W14:913	W15:701	W16:1351	W17:2266	W18:2788	W19:7316	W20:7651	W21:13351	W22:18190	W23:16553	W24:18508	W25:19216	W26:13083	W27:7219	W28:3726	W29:1552	W30:595	W31:0	W32:5505818
Warp Occupancy Distribution:
Stall:5673885	W0_Idle:4374281	W0_Scoreboard:77911676	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7967774
warp_utilization0: 0.074663
warp_utilization1: 0.066262
warp_utilization2: 0.083060
traffic_breakdown_coretomem[CONST_ACC_R] = 53568 {8:6696,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11288848 {8:1411106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13331128 {40:210797,72:9040,136:31238,}
traffic_breakdown_coretomem[INST_ACC_R] = 33200 {8:4150,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9120392 {8:1140049,}
traffic_breakdown_memtocore[CONST_ACC_R] = 482112 {72:6696,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 191867984 {136:1410794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2008168 {8:251021,}
traffic_breakdown_memtocore[INST_ACC_R] = 564400 {136:4150,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 155046664 {136:1140049,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 627 
averagemflatency_1 = 669 
averagemflatency_2= 579 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1599792 
mrq_lat_table:683371 	30661 	36758 	75645 	210851 	221176 	187559 	99603 	22967 	1935 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8052 	29120 	69851 	199608 	861426 	1296452 	338345 	5646 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	362009 	105314 	148841 	283492 	492770 	704579 	618540 	95440 	2020 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	93291 	2214921 	245604 	3711 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	62177 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	382 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544175  1.513875  1.562116  1.545242  1.672497  1.682396  1.539560  1.539493  1.611153  1.612324  1.590269  1.577286  1.448963  1.465292  1.491149  1.477097 
dram[1]:  1.520426  1.540161  1.566561  1.548821  1.642694  1.629121  1.550996  1.527647  1.603972  1.595774  1.576027  1.589393  1.446149  1.442883  1.495890  1.474346 
dram[2]:  1.519370  1.536900  1.567425  1.548355  1.669610  1.658828  1.548256  1.545724  1.592383  1.607221  1.578870  1.583008  1.472769  1.460764  1.467107  1.481843 
dram[3]:  1.515225  1.529124  1.540364  1.564516  1.654455  1.659858  1.531631  1.550805  1.606634  1.604988  1.578058  1.587768  1.460138  1.439319  1.466731  1.492296 
dram[4]:  1.519846  1.519445  1.541469  1.559771  1.696544  1.659650  1.544950  1.552184  1.590222  1.591491  1.573424  1.596039  1.459163  1.454388  1.471810  1.477490 
dram[5]:  1.526764  1.517927  1.553848  1.547187  1.679358  1.666016  1.544317  1.530662  1.611572  1.605886  1.589182  1.585023  1.450539  1.451431  1.489599  1.490037 
average row locality = 1570532/1009423 = 1.555871
average row locality_1 = 906404/550088 = 1.647744
average row locality_2 = 664128/459335 = 1.445847
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13002     12966     12831     12722     15420     15434     16198     16037     16204     16006     15818     15833     14213     14185     13204     13133 
dram[1]:     13021     12957     12745     12782     15346     15364     16123     16126     16149     16009     15766     15715     13936     13921     13205     13149 
dram[2]:     12978     12860     12782     12847     15329     15406     16058     16170     16131     16139     15784     15769     14224     14103     13111     13061 
dram[3]:     12892     12903     12746     12628     15515     15636     16162     16160     16213     16364     15788     15640     14055     13950     13315     13115 
dram[4]:     12985     12943     12845     12745     15495     15615     16177     16109     16076     16100     15853     15730     14257     14043     13161     13132 
dram[5]:     12955     13037     12803     12716     15474     15623     16149     16057     16160     16321     15888     15730     14009     13926     13172     13157 
total reads: 1397797
bank skew: 16364/12628 = 1.30
chip skew: 233266/232314 = 1.00
number of total write accesses:
dram[0]:       823       836      1139      1145      4088      4139      2132      2109      2951      2834      2486      2555       394       380       443       443 
dram[1]:       824       849      1141      1145      4023      3858      2171      2108      2911      2719      2497      2447       391       352       445       443 
dram[2]:       827       843      1143      1130      4147      3921      2182      2085      3019      2914      2493      2453       352       268       448       446 
dram[3]:       842       853      1145      1146      4130      4030      2069      2231      2967      3006      2609      2532       377       246       440       444 
dram[4]:       838       849      1150      1151      4190      4017      2211      2154      2854      2791      2512      2401       393       226       440       455 
dram[5]:       850       849      1149      1170      4287      3991      2233      2089      2863      2940      2680      2558       376       224       434       454 
total reads: 172738
bank skew: 4287/224 = 19.14
chip skew: 29147/28324 = 1.03
average mf latency per bank:
dram[0]:        735       722       848       836      1212      1216      1719      1711      1284      1289      1238      1219      1093      1067       827       809
dram[1]:        689       668       781       801      1120      1212      1608      1633      1231      1247      1146      1143       975       974       723       728
dram[2]:        712       749       816       880      1196      1321      1686      1773      1265      1317      1232      1271      1078      1343       808       837
dram[3]:        663       688       757       800      1116      1209      1575      1635      1196      1239      1128      1145       946       978       721       731
dram[4]:        739       747       850       878      1223      1321      1713      1761      1309      1325      1259      1249      1117      1101       836       841
dram[5]:        650       690       768       822      1118      1240      1573      1681      1220      1254      1124      1148       946       972       712       736
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4637      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3917      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3516      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      3784      3599      4118      3966      4431      3946      3879      4085      4068      4128
dram[5]:       4216      4000      3709      4283      3523      3946      3978      3840      3703      4184      3758      4367      3368      3231      3350      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1267574 n_act=168085 n_pre=168069 n_req=253011 n_req_1=64325 n_req_2=188686 n_req_3=0 n_rd=466412 n_write=41586 bw_util=0.4639 bw_util_1=0.1096 bw_util_2=0.3543 bw_util_3=0 blp=5.360770 blp_1= 2.077814 blp_2= 3.824011 blp_3= -nan
 n_activity=1966233 dram_eff=0.4982 dram_eff_1=0.1177 dram_eff_2=0.3805 dram_eff_3=0
bk0: 26004a 1637736i bk1: 25932a 1628798i bk2: 25662a 1602736i bk3: 25444a 1600832i bk4: 30840a 1289244i bk5: 30868a 1272219i bk6: 32396a 1385698i bk7: 32074a 1376158i bk8: 32408a 1382909i bk9: 32012a 1395849i bk10: 31636a 1407946i bk11: 31666a 1392318i bk12: 28426a 1580469i bk13: 28370a 1583135i bk14: 26408a 1601665i bk15: 26266a 1592993i 
bw_dist = 0.110	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.29894
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1270217 n_act=168025 n_pre=168009 n_req=251721 n_req_1=62497 n_req_2=189224 n_req_3=0 n_rd=464628 n_write=40847 bw_util=0.4618 bw_util_1=0.1066 bw_util_2=0.3552 bw_util_3=0 blp=5.282907 blp_1= 2.025258 blp_2= 3.799348 blp_3= -nan
 n_activity=1964311 dram_eff=0.4965 dram_eff_1=0.1146 dram_eff_2=0.3819 dram_eff_3=0
bk0: 26042a 1636103i bk1: 25914a 1632366i bk2: 25490a 1616745i bk3: 25564a 1600619i bk4: 30692a 1306050i bk5: 30728a 1292733i bk6: 32246a 1392198i bk7: 32252a 1381532i bk8: 32298a 1394127i bk9: 32018a 1398338i bk10: 31532a 1416209i bk11: 31430a 1408102i bk12: 27872a 1594704i bk13: 27842a 1592448i bk14: 26410a 1611554i bk15: 26298a 1600165i 
bw_dist = 0.107	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.78154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1269164 n_act=167880 n_pre=167864 n_req=252298 n_req_1=63465 n_req_2=188833 n_req_3=0 n_rd=465502 n_write=41316 bw_util=0.4627 bw_util_1=0.1082 bw_util_2=0.3545 bw_util_3=0 blp=5.376833 blp_1= 2.055729 blp_2= 3.840834 blp_3= -nan
 n_activity=1963518 dram_eff=0.4976 dram_eff_1=0.1164 dram_eff_2=0.3813 dram_eff_3=0
bk0: 25956a 1632038i bk1: 25720a 1631818i bk2: 25564a 1602255i bk3: 25694a 1596464i bk4: 30658a 1282383i bk5: 30812a 1279821i bk6: 32116a 1388209i bk7: 32340a 1372776i bk8: 32262a 1380259i bk9: 32276a 1373138i bk10: 31568a 1403941i bk11: 31538a 1399069i bk12: 28448a 1589322i bk13: 28206a 1589432i bk14: 26222a 1600946i bk15: 26122a 1596932i 
bw_dist = 0.108	0.355	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30109
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1266400 n_act=168686 n_pre=168671 n_req=252961 n_req_1=63640 n_req_2=189321 n_req_3=0 n_rd=466160 n_write=41809 bw_util=0.4637 bw_util_1=0.1083 bw_util_2=0.3554 bw_util_3=0 blp=5.272436 blp_1= 2.032880 blp_2= 3.776661 blp_3= -nan
 n_activity=1973652 dram_eff=0.4961 dram_eff_1=0.1159 dram_eff_2=0.3802 dram_eff_3=0
bk0: 25784a 1638764i bk1: 25806a 1633343i bk2: 25492a 1614957i bk3: 25256a 1612881i bk4: 31030a 1293015i bk5: 31272a 1284730i bk6: 32324a 1399272i bk7: 32320a 1377173i bk8: 32426a 1393400i bk9: 32724a 1376148i bk10: 31576a 1402956i bk11: 31280a 1405059i bk12: 28110a 1598188i bk13: 27900a 1602750i bk14: 26630a 1605116i bk15: 26230a 1604442i 
bw_dist = 0.108	0.355	0.000	0.471	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.90053
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1267180 n_act=168354 n_pre=168338 n_req=252787 n_req_1=64142 n_req_2=188645 n_req_3=0 n_rd=466532 n_write=41322 bw_util=0.4637 bw_util_1=0.1095 bw_util_2=0.3542 bw_util_3=0 blp=5.380047 blp_1= 2.064487 blp_2= 3.834648 blp_3= -nan
 n_activity=1962102 dram_eff=0.4991 dram_eff_1=0.1179 dram_eff_2=0.3812 dram_eff_3=0
bk0: 25970a 1630291i bk1: 25886a 1625342i bk2: 25690a 1599915i bk3: 25490a 1595765i bk4: 30990a 1284739i bk5: 31230a 1271042i bk6: 32354a 1382605i bk7: 32218a 1364834i bk8: 32152a 1386470i bk9: 32200a 1385176i bk10: 31706a 1407274i bk11: 31460a 1405692i bk12: 28514a 1581159i bk13: 28086a 1598519i bk14: 26322a 1601622i bk15: 26264a 1591349i 
bw_dist = 0.110	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.36969
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1266668 n_act=168396 n_pre=168380 n_req=253124 n_req_1=63864 n_req_2=189260 n_req_3=0 n_rd=466350 n_write=41932 bw_util=0.464 bw_util_1=0.1087 bw_util_2=0.3553 bw_util_3=0 blp=5.295787 blp_1= 2.047188 blp_2= 3.784680 blp_3= -nan
 n_activity=1970715 dram_eff=0.4972 dram_eff_1=0.1164 dram_eff_2=0.3807 dram_eff_3=0
bk0: 25910a 1642675i bk1: 26074a 1628011i bk2: 25606a 1612044i bk3: 25432a 1605493i bk4: 30948a 1284319i bk5: 31246a 1279839i bk6: 32298a 1388804i bk7: 32114a 1382174i bk8: 32320a 1402990i bk9: 32642a 1377489i bk10: 31776a 1400668i bk11: 31460a 1400023i bk12: 28018a 1594471i bk13: 27852a 1602255i bk14: 26344a 1611563i bk15: 26310a 1600151i 
bw_dist = 0.109	0.355	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 235929, Miss = 116895, Miss_rate = 0.495, Pending_hits = 3416, Reservation_fails = 64333
L2_cache_bank[1]: Access = 234871, Miss = 116316, Miss_rate = 0.495, Pending_hits = 3345, Reservation_fails = 62117
L2_cache_bank[2]: Access = 232397, Miss = 116295, Miss_rate = 0.500, Pending_hits = 3286, Reservation_fails = 40544
L2_cache_bank[3]: Access = 232673, Miss = 116023, Miss_rate = 0.499, Pending_hits = 3348, Reservation_fails = 40739
L2_cache_bank[4]: Access = 235664, Miss = 116399, Miss_rate = 0.494, Pending_hits = 3332, Reservation_fails = 54645
L2_cache_bank[5]: Access = 238063, Miss = 116355, Miss_rate = 0.489, Pending_hits = 3422, Reservation_fails = 67589
L2_cache_bank[6]: Access = 231955, Miss = 116688, Miss_rate = 0.503, Pending_hits = 3422, Reservation_fails = 37702
L2_cache_bank[7]: Access = 232968, Miss = 116403, Miss_rate = 0.500, Pending_hits = 3273, Reservation_fails = 49758
L2_cache_bank[8]: Access = 235459, Miss = 116849, Miss_rate = 0.496, Pending_hits = 3401, Reservation_fails = 66425
L2_cache_bank[9]: Access = 236670, Miss = 116419, Miss_rate = 0.492, Pending_hits = 3492, Reservation_fails = 70627
L2_cache_bank[10]: Access = 232060, Miss = 116612, Miss_rate = 0.503, Pending_hits = 3279, Reservation_fails = 39075
L2_cache_bank[11]: Access = 234156, Miss = 116572, Miss_rate = 0.498, Pending_hits = 3471, Reservation_fails = 46822
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235929, Miss = 116895 (0.495), PendingHit = 3416 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234871, Miss = 116316 (0.495), PendingHit = 3345 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232397, Miss = 116295 (0.5), PendingHit = 3286 (0.0141)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232673, Miss = 116023 (0.499), PendingHit = 3348 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235664, Miss = 116399 (0.494), PendingHit = 3332 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238063, Miss = 116355 (0.489), PendingHit = 3422 (0.0144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231955, Miss = 116688 (0.503), PendingHit = 3422 (0.0148)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232968, Miss = 116403 (0.5), PendingHit = 3273 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235459, Miss = 116849 (0.496), PendingHit = 3401 (0.0144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236670, Miss = 116419 (0.492), PendingHit = 3492 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232060, Miss = 116612 (0.503), PendingHit = 3279 (0.0141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234156, Miss = 116572 (0.498), PendingHit = 3471 (0.0148)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.497
Stream 2: L2 Cache Miss Rate = 0.496
Stream 1: Accesses  = 1503911
Stream 1: Misses  = 748045
Stream 2: Accesses  = 1308954
Stream 2: Misses  = 649781
Stream 1+2: Accesses  = 2812865
Stream 1+2: Misses  = 1397826
Total Accesses  = 2812865
MPKI-CORES
CORE_L2MPKI_0	40.102
CORE_L2MPKI_1	43.702
CORE_L2MPKI_2	39.935
CORE_L2MPKI_3	43.618
CORE_L2MPKI_4	39.551
CORE_L2MPKI_5	40.943
CORE_L2MPKI_6	40.939
CORE_L2MPKI_7	42.060
CORE_L2MPKI_8	40.032
CORE_L2MPKI_9	43.582
CORE_L2MPKI_10	2.629
CORE_L2MPKI_11	2.623
CORE_L2MPKI_12	2.639
CORE_L2MPKI_13	2.580
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.584
CORE_L2MPKI_16	2.565
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.565
CORE_L2MPKI_19	2.572
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.584
CORE_L2MPKI_22	2.562
CORE_L2MPKI_23	2.601
CORE_L2MPKI_24	2.580
CORE_L2MPKI_25	2.581
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.631
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.586
CORE_L2MPKI_30	2.546
CORE_L2MPKI_31	2.604
CORE_L2MPKI_32	2.563
CORE_L2MPKI_33	2.565
CORE_L2MPKI_34	2.603
CORE_L2MPKI_35	2.664
CORE_L2MPKI_36	2.591
CORE_L2MPKI_37	2.554
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.589
CORE_L2MPKI_40	2.609
CORE_L2MPKI_41	2.591
CORE_L2MPKI_42	2.570
CORE_L2MPKI_43	2.569
CORE_L2MPKI_44	2.651
CORE_L2MPKI_45	2.596
CORE_L2MPKI_46	2.531
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.635
CORE_L2MPKI_49	2.601
CORE_L2MPKI_50	2.568
CORE_L2MPKI_51	2.569
CORE_L2MPKI_52	2.498
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.526
CORE_L2MPKI_55	2.555
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.585
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.523
Avg_MPKI_Stream1= 15.540
Avg_MPKI_Stream2= 2.577
MISSES-CORES
CORE_MISSES_0	30579
CORE_MISSES_1	31088
CORE_MISSES_2	30277
CORE_MISSES_3	30697
CORE_MISSES_4	30597
CORE_MISSES_5	29271
CORE_MISSES_6	30865
CORE_MISSES_7	30439
CORE_MISSES_8	29631
CORE_MISSES_9	29906
CORE_MISSES_10	22347
CORE_MISSES_11	22694
CORE_MISSES_12	22917
CORE_MISSES_13	21241
CORE_MISSES_14	22512
CORE_MISSES_15	21759
CORE_MISSES_16	21349
CORE_MISSES_17	22070
CORE_MISSES_18	21423
CORE_MISSES_19	21686
CORE_MISSES_20	22136
CORE_MISSES_21	21968
CORE_MISSES_22	22058
CORE_MISSES_23	22910
CORE_MISSES_24	22712
CORE_MISSES_25	21915
CORE_MISSES_26	23046
CORE_MISSES_27	22946
CORE_MISSES_28	22995
CORE_MISSES_29	22011
CORE_MISSES_30	21860
CORE_MISSES_31	21600
CORE_MISSES_32	22275
CORE_MISSES_33	20601
CORE_MISSES_34	21499
CORE_MISSES_35	21333
CORE_MISSES_36	22442
CORE_MISSES_37	21661
CORE_MISSES_38	22298
CORE_MISSES_39	20804
CORE_MISSES_40	22011
CORE_MISSES_41	21200
CORE_MISSES_42	22570
CORE_MISSES_43	21773
CORE_MISSES_44	22162
CORE_MISSES_45	20663
CORE_MISSES_46	22502
CORE_MISSES_47	22255
CORE_MISSES_48	22189
CORE_MISSES_49	21414
CORE_MISSES_50	22023
CORE_MISSES_51	21472
CORE_MISSES_52	22007
CORE_MISSES_53	20817
CORE_MISSES_54	21769
CORE_MISSES_55	21577
CORE_MISSES_56	21995
CORE_MISSES_57	20419
CORE_MISSES_58	21803
CORE_MISSES_59	20787
L2_MISSES = 1397826
L2_total_cache_accesses = 2812865
L2_total_cache_misses = 1397826
L2_total_cache_miss_rate = 0.4969
L2_total_cache_pending_hits = 40487
L2_total_cache_reservation_fails = 640376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1162152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 465362
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5140
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 762
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 794
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7631
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 985305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29822
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124922
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 115776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45012
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6595
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13046074
icnt_total_pkts_simt_to_mem=3166905
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.6352
gpu_ipc_2 =     264.3957
gpu_tot_sim_cycle_stream_1 = 1599786
gpu_tot_sim_cycle_stream_2 = 1597717
gpu_sim_insn_1 = 9015084
gpu_sim_insn_2 = 422429488
gpu_sim_cycle = 1599793
gpu_sim_insn = 431444572
gpu_ipc =     269.6877
gpu_tot_sim_cycle = 1599793
gpu_tot_sim_insn = 431444572
gpu_tot_ipc =     269.6877
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8632695
gpu_stall_icnt2sh    = 14046969
gpu_total_sim_rate=199281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7496126
	L1I_total_cache_misses = 30071
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 83360, Miss = 66868, Miss_rate = 0.802, Pending_hits = 5072, Reservation_fails = 1425635
	L1D_cache_core[1]: Access = 84608, Miss = 67671, Miss_rate = 0.800, Pending_hits = 5329, Reservation_fails = 1431419
	L1D_cache_core[2]: Access = 81801, Miss = 65761, Miss_rate = 0.804, Pending_hits = 4993, Reservation_fails = 1407941
	L1D_cache_core[3]: Access = 81015, Miss = 65509, Miss_rate = 0.809, Pending_hits = 5069, Reservation_fails = 1418403
	L1D_cache_core[4]: Access = 83772, Miss = 66609, Miss_rate = 0.795, Pending_hits = 5178, Reservation_fails = 1429258
	L1D_cache_core[5]: Access = 79218, Miss = 63842, Miss_rate = 0.806, Pending_hits = 5056, Reservation_fails = 1388946
	L1D_cache_core[6]: Access = 82922, Miss = 66527, Miss_rate = 0.802, Pending_hits = 5103, Reservation_fails = 1438903
	L1D_cache_core[7]: Access = 83967, Miss = 67294, Miss_rate = 0.801, Pending_hits = 5187, Reservation_fails = 1426407
	L1D_cache_core[8]: Access = 79701, Miss = 63961, Miss_rate = 0.803, Pending_hits = 5020, Reservation_fails = 1395067
	L1D_cache_core[9]: Access = 79814, Miss = 64319, Miss_rate = 0.806, Pending_hits = 4786, Reservation_fails = 1399742
	L1D_cache_core[10]: Access = 21175, Miss = 20306, Miss_rate = 0.959, Pending_hits = 174, Reservation_fails = 32479
	L1D_cache_core[11]: Access = 21362, Miss = 20700, Miss_rate = 0.969, Pending_hits = 113, Reservation_fails = 29415
	L1D_cache_core[12]: Access = 22973, Miss = 21396, Miss_rate = 0.931, Pending_hits = 220, Reservation_fails = 36662
	L1D_cache_core[13]: Access = 20993, Miss = 19954, Miss_rate = 0.951, Pending_hits = 143, Reservation_fails = 42553
	L1D_cache_core[14]: Access = 21775, Miss = 20899, Miss_rate = 0.960, Pending_hits = 182, Reservation_fails = 29029
	L1D_cache_core[15]: Access = 21436, Miss = 20463, Miss_rate = 0.955, Pending_hits = 101, Reservation_fails = 34056
	L1D_cache_core[16]: Access = 21414, Miss = 20280, Miss_rate = 0.947, Pending_hits = 200, Reservation_fails = 35540
	L1D_cache_core[17]: Access = 21238, Miss = 20375, Miss_rate = 0.959, Pending_hits = 128, Reservation_fails = 31368
	L1D_cache_core[18]: Access = 20517, Miss = 19862, Miss_rate = 0.968, Pending_hits = 168, Reservation_fails = 27328
	L1D_cache_core[19]: Access = 21136, Miss = 20289, Miss_rate = 0.960, Pending_hits = 133, Reservation_fails = 33253
	L1D_cache_core[20]: Access = 20642, Miss = 20403, Miss_rate = 0.988, Pending_hits = 114, Reservation_fails = 20961
	L1D_cache_core[21]: Access = 19940, Miss = 19858, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 19757
	L1D_cache_core[22]: Access = 20471, Miss = 20175, Miss_rate = 0.986, Pending_hits = 120, Reservation_fails = 21183
	L1D_cache_core[23]: Access = 20647, Miss = 20588, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 15725
	L1D_cache_core[24]: Access = 20679, Miss = 20513, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 18003
	L1D_cache_core[25]: Access = 19934, Miss = 19892, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21577
	L1D_cache_core[26]: Access = 21165, Miss = 21003, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 16133
	L1D_cache_core[27]: Access = 20549, Miss = 20471, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 19831
	L1D_cache_core[28]: Access = 20941, Miss = 20813, Miss_rate = 0.994, Pending_hits = 84, Reservation_fails = 18596
	L1D_cache_core[29]: Access = 19992, Miss = 19917, Miss_rate = 0.996, Pending_hits = 36, Reservation_fails = 21769
	L1D_cache_core[30]: Access = 20137, Miss = 20137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16075
	L1D_cache_core[31]: Access = 19486, Miss = 19486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[32]: Access = 20408, Miss = 20408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20563
	L1D_cache_core[33]: Access = 18873, Miss = 18873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27480
	L1D_cache_core[34]: Access = 19381, Miss = 19381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18379
	L1D_cache_core[35]: Access = 18896, Miss = 18896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27858
	L1D_cache_core[36]: Access = 20342, Miss = 20342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14608
	L1D_cache_core[37]: Access = 19933, Miss = 19933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20722
	L1D_cache_core[38]: Access = 20646, Miss = 20646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18605
	L1D_cache_core[39]: Access = 18854, Miss = 18854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24161
	L1D_cache_core[40]: Access = 19911, Miss = 19911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20247
	L1D_cache_core[41]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26216
	L1D_cache_core[42]: Access = 20642, Miss = 20642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13810
	L1D_cache_core[43]: Access = 19975, Miss = 19975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22920
	L1D_cache_core[44]: Access = 19621, Miss = 19621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18330
	L1D_cache_core[45]: Access = 18797, Miss = 18797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24601
	L1D_cache_core[46]: Access = 20863, Miss = 20863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11229
	L1D_cache_core[47]: Access = 20563, Miss = 20563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15790
	L1D_cache_core[48]: Access = 19869, Miss = 19869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18531
	L1D_cache_core[49]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23052
	L1D_cache_core[50]: Access = 20174, Miss = 20174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19601
	L1D_cache_core[51]: Access = 19588, Miss = 19588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17379
	L1D_cache_core[52]: Access = 20656, Miss = 20656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14893
	L1D_cache_core[53]: Access = 18649, Miss = 18649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24647
	L1D_cache_core[54]: Access = 20203, Miss = 20203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12376
	L1D_cache_core[55]: Access = 19907, Miss = 19907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23210
	L1D_cache_core[56]: Access = 20108, Miss = 20108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16402
	L1D_cache_core[57]: Access = 18548, Miss = 18548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22486
	L1D_cache_core[58]: Access = 20012, Miss = 20012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15963
	L1D_cache_core[59]: Access = 19396, Miss = 19396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23139
	L1D_total_cache_accesses = 1832217
	L1D_total_cache_misses = 1659578
	L1D_total_cache_miss_rate = 0.9058
	L1D_total_cache_pending_hits = 53093
	L1D_total_cache_reservation_fails = 15283387
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 711598
	L1C_total_cache_misses = 10651
	L1C_total_cache_miss_rate = 0.0150
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1140049
	L1T_total_cache_miss_rate = 0.3772
	L1T_total_cache_pending_hits = 1882691
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1411110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12654516
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 700947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10651
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1882691
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1140049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 248468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2628871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7466055
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30071
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 1733, 2010, 1698, 2006, 2055, 2021, 2059, 2481, 1644, 1980, 2519, 2021, 1148, 2036, 2063, 2006, 1547, 1958, 1990, 2049, 2017, 1967, 1954, 2034, 1576, 2051, 1548, 2021, 1545, 2036, 1556, 1591, 1466, 1563, 1552, 2021, 1548, 1120, 1548, 2010, 1558, 1591, 1932, 1518, 1390, 1496, 1761, 
gpgpu_n_tot_thrd_icount = 458274240
gpgpu_n_tot_w_icount = 14321070
gpgpu_n_stall_shd_mem = 28712149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1411106
gpgpu_n_mem_write_global = 251075
gpgpu_n_mem_texture = 1140049
gpgpu_n_mem_const = 6696
gpgpu_n_load_insn  = 30956144
gpgpu_n_store_insn = 1218917
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 5436905
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15922041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35644409	W0_Idle:9694626	W0_Scoreboard:132150412	W1:174122	W2:140095	W3:140466	W4:109249	W5:77844	W6:37873	W7:19958	W8:7079	W9:2749	W10:1024	W11:816	W12:746	W13:601	W14:913	W15:701	W16:1351	W17:2266	W18:2788	W19:7316	W20:7651	W21:13351	W22:18190	W23:16553	W24:18508	W25:19216	W26:13083	W27:7219	W28:3726	W29:1552	W30:595	W31:0	W32:13473592
Warp Occupancy Distribution:
Stall:29970524	W0_Idle:5320345	W0_Scoreboard:54238736	W1:174122	W2:140095	W3:140466	W4:109249	W5:77844	W6:37873	W7:19958	W8:7079	W9:2749	W10:1024	W11:816	W12:746	W13:601	W14:913	W15:701	W16:1351	W17:2266	W18:2788	W19:7316	W20:7651	W21:13351	W22:18190	W23:16553	W24:18508	W25:19216	W26:13083	W27:7219	W28:3726	W29:1552	W30:595	W31:0	W32:5505818
Warp Occupancy Distribution:
Stall:5673885	W0_Idle:4374281	W0_Scoreboard:77911676	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7967774
warp_utilization0: 0.074663
warp_utilization1: 0.066262
warp_utilization2: 0.083060
traffic_breakdown_coretomem[CONST_ACC_R] = 53568 {8:6696,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11288848 {8:1411106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13331128 {40:210797,72:9040,136:31238,}
traffic_breakdown_coretomem[INST_ACC_R] = 33200 {8:4150,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9120392 {8:1140049,}
traffic_breakdown_memtocore[CONST_ACC_R] = 482112 {72:6696,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 191867984 {136:1410794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2008168 {8:251021,}
traffic_breakdown_memtocore[INST_ACC_R] = 564400 {136:4150,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 155046664 {136:1140049,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 627 
averagemflatency_1 = 669 
averagemflatency_2= 579 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1599792 
mrq_lat_table:683371 	30661 	36758 	75645 	210851 	221176 	187559 	99603 	22967 	1935 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8052 	29120 	69851 	199608 	861426 	1296452 	338345 	5646 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	362009 	105314 	148841 	283492 	492770 	704579 	618540 	95440 	2020 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	93291 	2214921 	245604 	3711 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	62177 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	382 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544175  1.513875  1.562116  1.545242  1.672497  1.682396  1.539560  1.539493  1.611153  1.612324  1.590269  1.577286  1.448963  1.465292  1.491149  1.477097 
dram[1]:  1.520426  1.540161  1.566561  1.548821  1.642694  1.629121  1.550996  1.527647  1.603972  1.595774  1.576027  1.589393  1.446149  1.442883  1.495890  1.474346 
dram[2]:  1.519370  1.536900  1.567425  1.548355  1.669610  1.658828  1.548256  1.545724  1.592383  1.607221  1.578870  1.583008  1.472769  1.460764  1.467107  1.481843 
dram[3]:  1.515225  1.529124  1.540364  1.564516  1.654455  1.659858  1.531631  1.550805  1.606634  1.604988  1.578058  1.587768  1.460138  1.439319  1.466731  1.492296 
dram[4]:  1.519846  1.519445  1.541469  1.559771  1.696544  1.659650  1.544950  1.552184  1.590222  1.591491  1.573424  1.596039  1.459163  1.454388  1.471810  1.477490 
dram[5]:  1.526764  1.517927  1.553848  1.547187  1.679358  1.666016  1.544317  1.530662  1.611572  1.605886  1.589182  1.585023  1.450539  1.451431  1.489599  1.490037 
average row locality = 1570532/1009423 = 1.555871
average row locality_1 = 906404/550088 = 1.647744
average row locality_2 = 664128/459335 = 1.445847
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13002     12966     12831     12722     15420     15434     16198     16037     16204     16006     15818     15833     14213     14185     13204     13133 
dram[1]:     13021     12957     12745     12782     15346     15364     16123     16126     16149     16009     15766     15715     13936     13921     13205     13149 
dram[2]:     12978     12860     12782     12847     15329     15406     16058     16170     16131     16139     15784     15769     14224     14103     13111     13061 
dram[3]:     12892     12903     12746     12628     15515     15636     16162     16160     16213     16364     15788     15640     14055     13950     13315     13115 
dram[4]:     12985     12943     12845     12745     15495     15615     16177     16109     16076     16100     15853     15730     14257     14043     13161     13132 
dram[5]:     12955     13037     12803     12716     15474     15623     16149     16057     16160     16321     15888     15730     14009     13926     13172     13157 
total reads: 1397797
bank skew: 16364/12628 = 1.30
chip skew: 233266/232314 = 1.00
number of total write accesses:
dram[0]:       823       836      1139      1145      4088      4139      2132      2109      2951      2834      2486      2555       394       380       443       443 
dram[1]:       824       849      1141      1145      4023      3858      2171      2108      2911      2719      2497      2447       391       352       445       443 
dram[2]:       827       843      1143      1130      4147      3921      2182      2085      3019      2914      2493      2453       352       268       448       446 
dram[3]:       842       853      1145      1146      4130      4030      2069      2231      2967      3006      2609      2532       377       246       440       444 
dram[4]:       838       849      1150      1151      4190      4017      2211      2154      2854      2791      2512      2401       393       226       440       455 
dram[5]:       850       849      1149      1170      4287      3991      2233      2089      2863      2940      2680      2558       376       224       434       454 
total reads: 172738
bank skew: 4287/224 = 19.14
chip skew: 29147/28324 = 1.03
average mf latency per bank:
dram[0]:        735       722       848       836      1212      1216      1719      1711      1284      1289      1238      1219      1093      1067       827       809
dram[1]:        689       668       781       801      1120      1212      1608      1633      1231      1247      1146      1143       975       974       723       728
dram[2]:        712       749       816       880      1196      1321      1686      1773      1265      1317      1232      1271      1078      1343       808       837
dram[3]:        663       688       757       800      1116      1209      1575      1635      1196      1239      1128      1145       946       978       721       731
dram[4]:        739       747       850       878      1223      1321      1713      1761      1309      1325      1259      1249      1117      1101       836       841
dram[5]:        650       690       768       822      1118      1240      1573      1681      1220      1254      1124      1148       946       972       712       736
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4637      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3470      4353      3917      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3516      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      3784      3599      4118      3966      4431      3946      3879      4085      4068      4128
dram[5]:       4216      4000      3709      4283      3523      3946      3978      3840      3703      4184      3758      4367      3368      3231      3350      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1267574 n_act=168085 n_pre=168069 n_req=253011 n_req_1=64325 n_req_2=188686 n_req_3=0 n_rd=466412 n_write=41586 bw_util=0.4639 bw_util_1=0.1096 bw_util_2=0.3543 bw_util_3=0 blp=5.360770 blp_1= 2.077814 blp_2= 3.824011 blp_3= -nan
 n_activity=1966233 dram_eff=0.4982 dram_eff_1=0.1177 dram_eff_2=0.3805 dram_eff_3=0
bk0: 26004a 1637736i bk1: 25932a 1628798i bk2: 25662a 1602736i bk3: 25444a 1600832i bk4: 30840a 1289244i bk5: 30868a 1272219i bk6: 32396a 1385698i bk7: 32074a 1376158i bk8: 32408a 1382909i bk9: 32012a 1395849i bk10: 31636a 1407946i bk11: 31666a 1392318i bk12: 28426a 1580469i bk13: 28370a 1583135i bk14: 26408a 1601665i bk15: 26266a 1592993i 
bw_dist = 0.110	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.29894
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1270217 n_act=168025 n_pre=168009 n_req=251721 n_req_1=62497 n_req_2=189224 n_req_3=0 n_rd=464628 n_write=40847 bw_util=0.4618 bw_util_1=0.1066 bw_util_2=0.3552 bw_util_3=0 blp=5.282907 blp_1= 2.025258 blp_2= 3.799348 blp_3= -nan
 n_activity=1964311 dram_eff=0.4965 dram_eff_1=0.1146 dram_eff_2=0.3819 dram_eff_3=0
bk0: 26042a 1636103i bk1: 25914a 1632366i bk2: 25490a 1616745i bk3: 25564a 1600619i bk4: 30692a 1306050i bk5: 30728a 1292733i bk6: 32246a 1392198i bk7: 32252a 1381532i bk8: 32298a 1394127i bk9: 32018a 1398338i bk10: 31532a 1416209i bk11: 31430a 1408102i bk12: 27872a 1594704i bk13: 27842a 1592448i bk14: 26410a 1611554i bk15: 26298a 1600165i 
bw_dist = 0.107	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.78154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1269164 n_act=167880 n_pre=167864 n_req=252298 n_req_1=63465 n_req_2=188833 n_req_3=0 n_rd=465502 n_write=41316 bw_util=0.4627 bw_util_1=0.1082 bw_util_2=0.3545 bw_util_3=0 blp=5.376833 blp_1= 2.055729 blp_2= 3.840834 blp_3= -nan
 n_activity=1963518 dram_eff=0.4976 dram_eff_1=0.1164 dram_eff_2=0.3813 dram_eff_3=0
bk0: 25956a 1632038i bk1: 25720a 1631818i bk2: 25564a 1602255i bk3: 25694a 1596464i bk4: 30658a 1282383i bk5: 30812a 1279821i bk6: 32116a 1388209i bk7: 32340a 1372776i bk8: 32262a 1380259i bk9: 32276a 1373138i bk10: 31568a 1403941i bk11: 31538a 1399069i bk12: 28448a 1589322i bk13: 28206a 1589432i bk14: 26222a 1600946i bk15: 26122a 1596932i 
bw_dist = 0.108	0.355	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30109
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1266400 n_act=168686 n_pre=168671 n_req=252961 n_req_1=63640 n_req_2=189321 n_req_3=0 n_rd=466160 n_write=41809 bw_util=0.4637 bw_util_1=0.1083 bw_util_2=0.3554 bw_util_3=0 blp=5.272436 blp_1= 2.032880 blp_2= 3.776661 blp_3= -nan
 n_activity=1973652 dram_eff=0.4961 dram_eff_1=0.1159 dram_eff_2=0.3802 dram_eff_3=0
bk0: 25784a 1638764i bk1: 25806a 1633343i bk2: 25492a 1614957i bk3: 25256a 1612881i bk4: 31030a 1293015i bk5: 31272a 1284730i bk6: 32324a 1399272i bk7: 32320a 1377173i bk8: 32426a 1393400i bk9: 32724a 1376148i bk10: 31576a 1402956i bk11: 31280a 1405059i bk12: 28110a 1598188i bk13: 27900a 1602750i bk14: 26630a 1605116i bk15: 26230a 1604442i 
bw_dist = 0.108	0.355	0.000	0.471	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.90053
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1267180 n_act=168354 n_pre=168338 n_req=252787 n_req_1=64142 n_req_2=188645 n_req_3=0 n_rd=466532 n_write=41322 bw_util=0.4637 bw_util_1=0.1095 bw_util_2=0.3542 bw_util_3=0 blp=5.380047 blp_1= 2.064487 blp_2= 3.834648 blp_3= -nan
 n_activity=1962102 dram_eff=0.4991 dram_eff_1=0.1179 dram_eff_2=0.3812 dram_eff_3=0
bk0: 25970a 1630291i bk1: 25886a 1625342i bk2: 25690a 1599915i bk3: 25490a 1595765i bk4: 30990a 1284739i bk5: 31230a 1271042i bk6: 32354a 1382605i bk7: 32218a 1364834i bk8: 32152a 1386470i bk9: 32200a 1385176i bk10: 31706a 1407274i bk11: 31460a 1405692i bk12: 28514a 1581159i bk13: 28086a 1598519i bk14: 26322a 1601622i bk15: 26264a 1591349i 
bw_dist = 0.110	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.36969
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2111726 n_nop=1266668 n_act=168396 n_pre=168380 n_req=253124 n_req_1=63864 n_req_2=189260 n_req_3=0 n_rd=466350 n_write=41932 bw_util=0.464 bw_util_1=0.1087 bw_util_2=0.3553 bw_util_3=0 blp=5.295787 blp_1= 2.047188 blp_2= 3.784680 blp_3= -nan
 n_activity=1970715 dram_eff=0.4972 dram_eff_1=0.1164 dram_eff_2=0.3807 dram_eff_3=0
bk0: 25910a 1642675i bk1: 26074a 1628011i bk2: 25606a 1612044i bk3: 25432a 1605493i bk4: 30948a 1284319i bk5: 31246a 1279839i bk6: 32298a 1388804i bk7: 32114a 1382174i bk8: 32320a 1402990i bk9: 32642a 1377489i bk10: 31776a 1400668i bk11: 31460a 1400023i bk12: 28018a 1594471i bk13: 27852a 1602255i bk14: 26344a 1611563i bk15: 26310a 1600151i 
bw_dist = 0.109	0.355	0.000	0.469	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 235929, Miss = 116895, Miss_rate = 0.495, Pending_hits = 3416, Reservation_fails = 64333
L2_cache_bank[1]: Access = 234871, Miss = 116316, Miss_rate = 0.495, Pending_hits = 3345, Reservation_fails = 62117
L2_cache_bank[2]: Access = 232397, Miss = 116295, Miss_rate = 0.500, Pending_hits = 3286, Reservation_fails = 40544
L2_cache_bank[3]: Access = 232673, Miss = 116023, Miss_rate = 0.499, Pending_hits = 3348, Reservation_fails = 40739
L2_cache_bank[4]: Access = 235664, Miss = 116399, Miss_rate = 0.494, Pending_hits = 3332, Reservation_fails = 54645
L2_cache_bank[5]: Access = 238063, Miss = 116355, Miss_rate = 0.489, Pending_hits = 3422, Reservation_fails = 67589
L2_cache_bank[6]: Access = 231955, Miss = 116688, Miss_rate = 0.503, Pending_hits = 3422, Reservation_fails = 37702
L2_cache_bank[7]: Access = 232968, Miss = 116403, Miss_rate = 0.500, Pending_hits = 3273, Reservation_fails = 49758
L2_cache_bank[8]: Access = 235459, Miss = 116849, Miss_rate = 0.496, Pending_hits = 3401, Reservation_fails = 66425
L2_cache_bank[9]: Access = 236670, Miss = 116419, Miss_rate = 0.492, Pending_hits = 3492, Reservation_fails = 70627
L2_cache_bank[10]: Access = 232060, Miss = 116612, Miss_rate = 0.503, Pending_hits = 3279, Reservation_fails = 39075
L2_cache_bank[11]: Access = 234156, Miss = 116572, Miss_rate = 0.498, Pending_hits = 3471, Reservation_fails = 46822
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235929, Miss = 116895 (0.495), PendingHit = 3416 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234871, Miss = 116316 (0.495), PendingHit = 3345 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232397, Miss = 116295 (0.5), PendingHit = 3286 (0.0141)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232673, Miss = 116023 (0.499), PendingHit = 3348 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235664, Miss = 116399 (0.494), PendingHit = 3332 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238063, Miss = 116355 (0.489), PendingHit = 3422 (0.0144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231955, Miss = 116688 (0.503), PendingHit = 3422 (0.0148)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232968, Miss = 116403 (0.5), PendingHit = 3273 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235459, Miss = 116849 (0.496), PendingHit = 3401 (0.0144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236670, Miss = 116419 (0.492), PendingHit = 3492 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232060, Miss = 116612 (0.503), PendingHit = 3279 (0.0141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234156, Miss = 116572 (0.498), PendingHit = 3471 (0.0148)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.497
Stream 2: L2 Cache Miss Rate = 0.496
Stream 1: Accesses  = 1503911
Stream 1: Misses  = 748045
Stream 2: Accesses  = 1308954
Stream 2: Misses  = 649781
Stream 1+2: Accesses  = 2812865
Stream 1+2: Misses  = 1397826
Total Accesses  = 2812865
MPKI-CORES
CORE_L2MPKI_0	40.102
CORE_L2MPKI_1	43.702
CORE_L2MPKI_2	39.935
CORE_L2MPKI_3	43.618
CORE_L2MPKI_4	39.551
CORE_L2MPKI_5	40.943
CORE_L2MPKI_6	40.939
CORE_L2MPKI_7	42.060
CORE_L2MPKI_8	40.032
CORE_L2MPKI_9	43.582
CORE_L2MPKI_10	2.629
CORE_L2MPKI_11	2.623
CORE_L2MPKI_12	2.639
CORE_L2MPKI_13	2.580
CORE_L2MPKI_14	2.582
CORE_L2MPKI_15	2.584
CORE_L2MPKI_16	2.565
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.565
CORE_L2MPKI_19	2.572
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.584
CORE_L2MPKI_22	2.562
CORE_L2MPKI_23	2.601
CORE_L2MPKI_24	2.580
CORE_L2MPKI_25	2.581
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.631
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.586
CORE_L2MPKI_30	2.546
CORE_L2MPKI_31	2.604
CORE_L2MPKI_32	2.563
CORE_L2MPKI_33	2.565
CORE_L2MPKI_34	2.603
CORE_L2MPKI_35	2.664
CORE_L2MPKI_36	2.591
CORE_L2MPKI_37	2.554
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.589
CORE_L2MPKI_40	2.609
CORE_L2MPKI_41	2.591
CORE_L2MPKI_42	2.570
CORE_L2MPKI_43	2.569
CORE_L2MPKI_44	2.651
CORE_L2MPKI_45	2.596
CORE_L2MPKI_46	2.531
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.635
CORE_L2MPKI_49	2.601
CORE_L2MPKI_50	2.568
CORE_L2MPKI_51	2.569
CORE_L2MPKI_52	2.498
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.526
CORE_L2MPKI_55	2.555
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.585
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.523
Avg_MPKI_Stream1= 15.540
Avg_MPKI_Stream2= 2.577
MISSES-CORES
CORE_MISSES_0	30579
CORE_MISSES_1	31088
CORE_MISSES_2	30277
CORE_MISSES_3	30697
CORE_MISSES_4	30597
CORE_MISSES_5	29271
CORE_MISSES_6	30865
CORE_MISSES_7	30439
CORE_MISSES_8	29631
CORE_MISSES_9	29906
CORE_MISSES_10	22347
CORE_MISSES_11	22694
CORE_MISSES_12	22917
CORE_MISSES_13	21241
CORE_MISSES_14	22512
CORE_MISSES_15	21759
CORE_MISSES_16	21349
CORE_MISSES_17	22070
CORE_MISSES_18	21423
CORE_MISSES_19	21686
CORE_MISSES_20	22136
CORE_MISSES_21	21968
CORE_MISSES_22	22058
CORE_MISSES_23	22910
CORE_MISSES_24	22712
CORE_MISSES_25	21915
CORE_MISSES_26	23046
CORE_MISSES_27	22946
CORE_MISSES_28	22995
CORE_MISSES_29	22011
CORE_MISSES_30	21860
CORE_MISSES_31	21600
CORE_MISSES_32	22275
CORE_MISSES_33	20601
CORE_MISSES_34	21499
CORE_MISSES_35	21333
CORE_MISSES_36	22442
CORE_MISSES_37	21661
CORE_MISSES_38	22298
CORE_MISSES_39	20804
CORE_MISSES_40	22011
CORE_MISSES_41	21200
CORE_MISSES_42	22570
CORE_MISSES_43	21773
CORE_MISSES_44	22162
CORE_MISSES_45	20663
CORE_MISSES_46	22502
CORE_MISSES_47	22255
CORE_MISSES_48	22189
CORE_MISSES_49	21414
CORE_MISSES_50	22023
CORE_MISSES_51	21472
CORE_MISSES_52	22007
CORE_MISSES_53	20817
CORE_MISSES_54	21769
CORE_MISSES_55	21577
CORE_MISSES_56	21995
CORE_MISSES_57	20419
CORE_MISSES_58	21803
CORE_MISSES_59	20787
L2_MISSES = 1397826
L2_total_cache_accesses = 2812865
L2_total_cache_misses = 1397826
L2_total_cache_miss_rate = 0.4969
L2_total_cache_pending_hits = 40487
L2_total_cache_reservation_fails = 640376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1162152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 465362
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5140
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 762
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 794
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7631
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 985305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29822
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124922
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 115776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45012
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6595
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13046074
icnt_total_pkts_simt_to_mem=3166905
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5285
gpu_ipc_2 =     264.1237
gpu_tot_sim_cycle_stream_1 = 1715662
gpu_tot_sim_cycle_stream_2 = 1713591
gpu_sim_insn_1 = 9485111
gpu_sim_insn_2 = 452600080
gpu_sim_cycle = 1715669
gpu_sim_insn = 462085191
gpu_ipc =     269.3324
gpu_tot_sim_cycle = 1715669
gpu_tot_sim_insn = 462085191
gpu_tot_ipc =     269.3324
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9287903
gpu_stall_icnt2sh    = 15096228
gpu_total_sim_rate=199088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8012335
	L1I_total_cache_misses = 31854
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 89451, Miss = 71872, Miss_rate = 0.803, Pending_hits = 5437, Reservation_fails = 1535111
	L1D_cache_core[1]: Access = 90755, Miss = 72749, Miss_rate = 0.802, Pending_hits = 5668, Reservation_fails = 1540811
	L1D_cache_core[2]: Access = 87712, Miss = 70652, Miss_rate = 0.805, Pending_hits = 5346, Reservation_fails = 1517556
	L1D_cache_core[3]: Access = 86773, Miss = 70295, Miss_rate = 0.810, Pending_hits = 5396, Reservation_fails = 1528101
	L1D_cache_core[4]: Access = 89788, Miss = 71647, Miss_rate = 0.798, Pending_hits = 5513, Reservation_fails = 1538708
	L1D_cache_core[5]: Access = 84869, Miss = 68500, Miss_rate = 0.807, Pending_hits = 5398, Reservation_fails = 1498788
	L1D_cache_core[6]: Access = 89010, Miss = 71626, Miss_rate = 0.805, Pending_hits = 5464, Reservation_fails = 1548389
	L1D_cache_core[7]: Access = 90043, Miss = 72312, Miss_rate = 0.803, Pending_hits = 5539, Reservation_fails = 1535854
	L1D_cache_core[8]: Access = 85727, Miss = 68938, Miss_rate = 0.804, Pending_hits = 5348, Reservation_fails = 1504614
	L1D_cache_core[9]: Access = 85775, Miss = 69241, Miss_rate = 0.807, Pending_hits = 5148, Reservation_fails = 1509269
	L1D_cache_core[10]: Access = 22757, Miss = 21888, Miss_rate = 0.962, Pending_hits = 174, Reservation_fails = 33062
	L1D_cache_core[11]: Access = 22995, Miss = 22333, Miss_rate = 0.971, Pending_hits = 113, Reservation_fails = 29469
	L1D_cache_core[12]: Access = 24530, Miss = 22953, Miss_rate = 0.936, Pending_hits = 220, Reservation_fails = 37408
	L1D_cache_core[13]: Access = 22500, Miss = 21461, Miss_rate = 0.954, Pending_hits = 143, Reservation_fails = 43041
	L1D_cache_core[14]: Access = 22893, Miss = 22017, Miss_rate = 0.962, Pending_hits = 182, Reservation_fails = 32776
	L1D_cache_core[15]: Access = 23152, Miss = 22179, Miss_rate = 0.958, Pending_hits = 101, Reservation_fails = 34329
	L1D_cache_core[16]: Access = 22777, Miss = 21643, Miss_rate = 0.950, Pending_hits = 200, Reservation_fails = 38332
	L1D_cache_core[17]: Access = 22700, Miss = 21837, Miss_rate = 0.962, Pending_hits = 128, Reservation_fails = 32006
	L1D_cache_core[18]: Access = 21829, Miss = 21174, Miss_rate = 0.970, Pending_hits = 168, Reservation_fails = 30185
	L1D_cache_core[19]: Access = 22622, Miss = 21775, Miss_rate = 0.963, Pending_hits = 133, Reservation_fails = 33657
	L1D_cache_core[20]: Access = 21760, Miss = 21521, Miss_rate = 0.989, Pending_hits = 114, Reservation_fails = 23929
	L1D_cache_core[21]: Access = 21559, Miss = 21477, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 19826
	L1D_cache_core[22]: Access = 21692, Miss = 21396, Miss_rate = 0.986, Pending_hits = 120, Reservation_fails = 22828
	L1D_cache_core[23]: Access = 22326, Miss = 22267, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 16116
	L1D_cache_core[24]: Access = 21965, Miss = 21799, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 20742
	L1D_cache_core[25]: Access = 21555, Miss = 21513, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21761
	L1D_cache_core[26]: Access = 22511, Miss = 22349, Miss_rate = 0.993, Pending_hits = 96, Reservation_fails = 17126
	L1D_cache_core[27]: Access = 22136, Miss = 22058, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 20050
	L1D_cache_core[28]: Access = 22166, Miss = 22038, Miss_rate = 0.994, Pending_hits = 84, Reservation_fails = 20488
	L1D_cache_core[29]: Access = 21624, Miss = 21549, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 22664
	L1D_cache_core[30]: Access = 21390, Miss = 21390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17716
	L1D_cache_core[31]: Access = 21029, Miss = 21029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[32]: Access = 21630, Miss = 21630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22976
	L1D_cache_core[33]: Access = 20276, Miss = 20276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28138
	L1D_cache_core[34]: Access = 20520, Miss = 20520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21102
	L1D_cache_core[35]: Access = 20607, Miss = 20607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27936
	L1D_cache_core[36]: Access = 21501, Miss = 21501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17156
	L1D_cache_core[37]: Access = 21522, Miss = 21522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22781
	L1D_cache_core[38]: Access = 21763, Miss = 21763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20630
	L1D_cache_core[39]: Access = 20123, Miss = 20123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26904
	L1D_cache_core[40]: Access = 21135, Miss = 21135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22975
	L1D_cache_core[41]: Access = 20844, Miss = 20844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26441
	L1D_cache_core[42]: Access = 22023, Miss = 22023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15814
	L1D_cache_core[43]: Access = 21358, Miss = 21358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23432
	L1D_cache_core[44]: Access = 21004, Miss = 21004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20385
	L1D_cache_core[45]: Access = 20137, Miss = 20137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26293
	L1D_cache_core[46]: Access = 22446, Miss = 22446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11535
	L1D_cache_core[47]: Access = 22264, Miss = 22264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15790
	L1D_cache_core[48]: Access = 21251, Miss = 21251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19146
	L1D_cache_core[49]: Access = 20652, Miss = 20652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24104
	L1D_cache_core[50]: Access = 21557, Miss = 21557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20295
	L1D_cache_core[51]: Access = 20863, Miss = 20863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19668
	L1D_cache_core[52]: Access = 22035, Miss = 22035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15950
	L1D_cache_core[53]: Access = 20214, Miss = 20214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24734
	L1D_cache_core[54]: Access = 21585, Miss = 21585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14391
	L1D_cache_core[55]: Access = 21125, Miss = 21125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25369
	L1D_cache_core[56]: Access = 21491, Miss = 21491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17926
	L1D_cache_core[57]: Access = 20100, Miss = 20100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22741
	L1D_cache_core[58]: Access = 21394, Miss = 21394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18012
	L1D_cache_core[59]: Access = 21040, Miss = 21040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23375
	L1D_total_cache_accesses = 1962831
	L1D_total_cache_misses = 1779938
	L1D_total_cache_miss_rate = 0.9068
	L1D_total_cache_pending_hits = 56557
	L1D_total_cache_reservation_fails = 16443886
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 759027
	L1C_total_cache_misses = 10779
	L1C_total_cache_miss_rate = 0.0142
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1221453
	L1T_total_cache_miss_rate = 0.3771
	L1T_total_cache_pending_hits = 2017197
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1518811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13725263
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 748248
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10779
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2017197
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1221453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2718623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7980481
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31854
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 2021, 2010, 1987, 2006, 2315, 2021, 2309, 2481, 1853, 1980, 2711, 2021, 1292, 2036, 2219, 2006, 1682, 1958, 2061, 2049, 2067, 1967, 1983, 2034, 1594, 2051, 1579, 2021, 1556, 2036, 1567, 1717, 1470, 1687, 1556, 2135, 1552, 1233, 1552, 2113, 1580, 1694, 1984, 1611, 1567, 1599, 1973, 
gpgpu_n_tot_thrd_icount = 489892768
gpgpu_n_tot_w_icount = 15309149
gpgpu_n_stall_shd_mem = 30861223
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1518810
gpgpu_n_mem_write_global = 263820
gpgpu_n_mem_texture = 1221453
gpgpu_n_mem_const = 6785
gpgpu_n_load_insn  = 33162423
gpgpu_n_store_insn = 1295627
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5789366
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17135925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37801373	W0_Idle:10738514	W0_Scoreboard:141866632	W1:176404	W2:143014	W3:143976	W4:112973	W5:80311	W6:39401	W7:20750	W8:7399	W9:2977	W10:1124	W11:907	W12:825	W13:704	W14:1012	W15:770	W16:1444	W17:2367	W18:2994	W19:7790	W20:8253	W21:14579	W22:19702	W23:18554	W24:20798	W25:21400	W26:15215	W27:8563	W28:4063	W29:1631	W30:662	W31:0	W32:14428679
Warp Occupancy Distribution:
Stall:31714635	W0_Idle:6010500	W0_Scoreboard:58331669	W1:176404	W2:143014	W3:143976	W4:112973	W5:80311	W6:39401	W7:20750	W8:7399	W9:2977	W10:1124	W11:907	W12:825	W13:704	W14:1012	W15:770	W16:1444	W17:2367	W18:2994	W19:7790	W20:8253	W21:14579	W22:19702	W23:18554	W24:20798	W25:21400	W26:15215	W27:8563	W28:4063	W29:1631	W30:662	W31:0	W32:5898218
Warp Occupancy Distribution:
Stall:6086738	W0_Idle:4728014	W0_Scoreboard:83534963	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8530461
warp_utilization0: 0.074419
warp_utilization1: 0.065919
warp_utilization2: 0.082916
traffic_breakdown_coretomem[CONST_ACC_R] = 54280 {8:6785,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12150480 {8:1518810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14075744 {40:220664,72:9688,136:33468,}
traffic_breakdown_coretomem[INST_ACC_R] = 35360 {8:4420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9771624 {8:1221453,}
traffic_breakdown_memtocore[CONST_ACC_R] = 488520 {72:6785,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206514912 {136:1518492,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2110216 {8:263777,}
traffic_breakdown_memtocore[INST_ACC_R] = 601120 {136:4420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166117608 {136:1221453,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 629 
averagemflatency_1 = 670 
averagemflatency_2= 580 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1715668 
mrq_lat_table:732583 	32876 	39428 	81408 	226983 	237496 	200753 	106183 	24443 	2053 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8538 	30853 	74535 	212744 	920176 	1392425 	365173 	5999 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	386555 	112266 	158990 	302882 	528048 	755967 	665637 	102723 	2145 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98945 	2380465 	263348 	3961 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	74933 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	400 	3025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.543598  1.518206  1.563959  1.548470  1.673246  1.682650  1.539501  1.539101  1.607596  1.605143  1.588001  1.577774  1.455855  1.471526  1.501429  1.483393 
dram[1]:  1.523780  1.540408  1.567649  1.546097  1.647692  1.632178  1.550479  1.529973  1.598395  1.589797  1.573148  1.587821  1.452803  1.447217  1.502409  1.480812 
dram[2]:  1.520020  1.533501  1.563141  1.548216  1.672996  1.659978  1.549708  1.543970  1.589455  1.603444  1.576212  1.577810  1.476605  1.466089  1.477931  1.491995 
dram[3]:  1.518882  1.530064  1.544896  1.564398  1.655946  1.661102  1.530948  1.550988  1.602319  1.598559  1.573739  1.584053  1.467569  1.448669  1.473952  1.502476 
dram[4]:  1.520156  1.520358  1.544029  1.559789  1.697818  1.664376  1.545721  1.556286  1.589707  1.587865  1.573267  1.591103  1.468586  1.461002  1.480416  1.491096 
dram[5]:  1.526153  1.517115  1.552704  1.546154  1.683898  1.665691  1.544636  1.530391  1.611208  1.600265  1.589798  1.586901  1.457920  1.461553  1.498513  1.494280 
average row locality = 1684213/1081459 = 1.557353
average row locality_1 = 973261/589950 = 1.649735
average row locality_2 = 710952/491509 = 1.446468
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13924     13852     13925     13859     16576     16613     17251     17069     17330     17154     16963     16993     15204     15162     14192     14096 
dram[1]:     13938     13869     13834     13870     16504     16541     17147     17198     17301     17146     17095     17043     14938     14903     14152     14076 
dram[2]:     13906     13758     13875     13931     16520     16579     17107     17205     17308     17266     16922     16879     15204     15064     14082     14029 
dram[3]:     13806     13832     13870     13722     16699     16793     17191     17203     17363     17502     17121     16979     15057     14934     14254     14051 
dram[4]:     13873     13868     13947     13845     16681     16769     17211     17149     17202     17266     17037     16866     15243     15020     14149     14130 
dram[5]:     13845     13967     13906     13832     16664     16794     17223     17124     17328     17499     17234     17092     15000     14906     14103     14106 
total reads: 1500609
bank skew: 17502/13722 = 1.28
chip skew: 250623/249555 = 1.00
number of total write accesses:
dram[0]:       893       908      1211      1220      4363      4442      2236      2199      3072      2944      2598      2685       461       445       513       508 
dram[1]:       896       922      1217      1223      4308      4124      2265      2199      3021      2798      2637      2565       453       410       507       510 
dram[2]:       900       913      1214      1209      4451      4184      2300      2178      3161      3032      2612      2547       417       327       517       509 
dram[3]:       915       927      1219      1218      4411      4303      2151      2341      3089      3129      2727      2649       442       306       515       511 
dram[4]:       909       919      1220      1221      4484      4302      2313      2261      3000      2911      2643      2520       465       284       516       523 
dram[5]:       919       925      1222      1243      4607      4272      2346      2188      2999      3058      2807      2703       435       281       509       523 
total reads: 183605
bank skew: 4607/281 = 16.40
chip skew: 31037/30055 = 1.03
average mf latency per bank:
dram[0]:        735       731       863       853      1222      1241      1734      1754      1274      1298      1208      1204      1064      1046       819       807
dram[1]:        695       678       803       817      1142      1234      1637      1661      1229      1251      1122      1122       954       954       724       727
dram[2]:        722       741       839       879      1219      1318      1722      1779      1269      1303      1216      1241      1058      1295       807       824
dram[3]:        667       710       769       828      1127      1242      1604      1678      1191      1245      1100      1125       923       963       716       736
dram[4]:        744       760       865       893      1231      1340      1738      1789      1300      1322      1231      1227      1089      1079       827       837
dram[5]:        661       702       791       841      1140      1267      1611      1711      1222      1252      1106      1123       929       955       714       737
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4836      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3599      4118      3966      4431      3946      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      3886      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1360336 n_act=179949 n_pre=179933 n_req=271275 n_req_1=69156 n_req_2=202119 n_req_3=0 n_rd=500326 n_write=44138 bw_util=0.4639 bw_util_1=0.11 bw_util_2=0.3539 bw_util_3=0 blp=5.344535 blp_1= 2.075452 blp_2= 3.815430 blp_3= -nan
 n_activity=2108436 dram_eff=0.4983 dram_eff_1=0.1182 dram_eff_2=0.3801 dram_eff_3=0
bk0: 27848a 1756628i bk1: 27704a 1746569i bk2: 27850a 1716772i bk3: 27718a 1711123i bk4: 33152a 1385908i bk5: 33226a 1361983i bk6: 34502a 1495994i bk7: 34138a 1486742i bk8: 34660a 1492983i bk9: 34308a 1502377i bk10: 33926a 1515414i bk11: 33986a 1495975i bk12: 30408a 1695469i bk13: 30324a 1697615i bk14: 28384a 1717002i bk15: 28192a 1706088i 
bw_dist = 0.110	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25865
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1361974 n_act=180124 n_pre=180108 n_req=270178 n_req_1=67450 n_req_2=202728 n_req_3=0 n_rd=499110 n_write=43366 bw_util=0.4624 bw_util_1=0.1076 bw_util_2=0.3549 bw_util_3=0 blp=5.276207 blp_1= 2.024675 blp_2= 3.797748 blp_3= -nan
 n_activity=2107069 dram_eff=0.497 dram_eff_1=0.1156 dram_eff_2=0.3814 dram_eff_3=0
bk0: 27876a 1753306i bk1: 27738a 1749126i bk2: 27668a 1730235i bk3: 27740a 1711504i bk4: 33008a 1400459i bk5: 33082a 1387184i bk6: 34294a 1503627i bk7: 34396a 1491595i bk8: 34602a 1502223i bk9: 34292a 1508326i bk10: 34190a 1515718i bk11: 34086a 1507770i bk12: 29876a 1708956i bk13: 29806a 1705970i bk14: 28304a 1726646i bk15: 28152a 1714381i 
bw_dist = 0.108	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.77888
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1361950 n_act=179801 n_pre=179785 n_req=270467 n_req_1=68215 n_req_2=202252 n_req_3=0 n_rd=499266 n_write=43880 bw_util=0.4626 bw_util_1=0.1086 bw_util_2=0.3541 bw_util_3=0 blp=5.359520 blp_1= 2.054494 blp_2= 3.832806 blp_3= -nan
 n_activity=2106357 dram_eff=0.4974 dram_eff_1=0.1167 dram_eff_2=0.3807 dram_eff_3=0
bk0: 27808a 1747380i bk1: 27516a 1749905i bk2: 27750a 1713348i bk3: 27862a 1709109i bk4: 33040a 1374003i bk5: 33158a 1376132i bk6: 34214a 1496701i bk7: 34410a 1483856i bk8: 34616a 1484965i bk9: 34532a 1481322i bk10: 33844a 1509157i bk11: 33758a 1507927i bk12: 30408a 1703708i bk13: 30128a 1706105i bk14: 28164a 1713973i bk15: 28058a 1713020i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25125
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1357950 n_act=180805 n_pre=180789 n_req=271519 n_req_1=68690 n_req_2=202829 n_req_3=0 n_rd=500754 n_write=44384 bw_util=0.4643 bw_util_1=0.1092 bw_util_2=0.355 bw_util_3=0 blp=5.262963 blp_1= 2.029852 blp_2= 3.771154 blp_3= -nan
 n_activity=2116728 dram_eff=0.4967 dram_eff_1=0.1169 dram_eff_2=0.3798 dram_eff_3=0
bk0: 27612a 1757720i bk1: 27664a 1750338i bk2: 27740a 1727468i bk3: 27444a 1724317i bk4: 33398a 1387029i bk5: 33586a 1377348i bk6: 34382a 1512012i bk7: 34406a 1487208i bk8: 34726a 1502057i bk9: 35004a 1480708i bk10: 34242a 1506142i bk11: 33958a 1505145i bk12: 30114a 1713440i bk13: 29868a 1717744i bk14: 28508a 1720629i bk15: 28102a 1720890i 
bw_dist = 0.109	0.355	0.000	0.470	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.88749
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1359857 n_act=180173 n_pre=180157 n_req=271091 n_req_1=68987 n_req_2=202104 n_req_3=0 n_rd=500512 n_write=43983 bw_util=0.4638 bw_util_1=0.11 bw_util_2=0.3538 bw_util_3=0 blp=5.367393 blp_1= 2.063414 blp_2= 3.828034 blp_3= -nan
 n_activity=2103433 dram_eff=0.4994 dram_eff_1=0.1184 dram_eff_2=0.381 dram_eff_3=0
bk0: 27746a 1746735i bk1: 27736a 1742384i bk2: 27894a 1713355i bk3: 27690a 1707999i bk4: 33362a 1376785i bk5: 33538a 1365813i bk6: 34422a 1494598i bk7: 34298a 1473605i bk8: 34404a 1492909i bk9: 34532a 1490848i bk10: 34074a 1512752i bk11: 33732a 1510301i bk12: 30486a 1696514i bk13: 30040a 1714207i bk14: 28298a 1715887i bk15: 28260a 1706252i 
bw_dist = 0.110	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.34291
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1357605 n_act=180610 n_pre=180595 n_req=271892 n_req_1=69147 n_req_2=202745 n_req_3=0 n_rd=501244 n_write=44628 bw_util=0.4648 bw_util_1=0.1099 bw_util_2=0.3549 bw_util_3=0 blp=5.301406 blp_1= 2.051876 blp_2= 3.785296 blp_3= -nan
 n_activity=2112621 dram_eff=0.4983 dram_eff_1=0.1178 dram_eff_2=0.3805 dram_eff_3=0
bk0: 27690a 1759180i bk1: 27932a 1744401i bk2: 27812a 1722965i bk3: 27664a 1715715i bk4: 33328a 1373581i bk5: 33588a 1372687i bk6: 34446a 1495985i bk7: 34248a 1488854i bk8: 34656a 1509607i bk9: 34998a 1483559i bk10: 34468a 1499811i bk11: 34184a 1498522i bk12: 30000a 1708365i bk13: 29812a 1717351i bk14: 28206a 1725405i bk15: 28212a 1713795i 
bw_dist = 0.110	0.355	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.93742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252553, Miss = 125369, Miss_rate = 0.496, Pending_hits = 3663, Reservation_fails = 67327
L2_cache_bank[1]: Access = 251897, Miss = 124802, Miss_rate = 0.495, Pending_hits = 3574, Reservation_fails = 65807
L2_cache_bank[2]: Access = 249225, Miss = 124911, Miss_rate = 0.501, Pending_hits = 3534, Reservation_fails = 44305
L2_cache_bank[3]: Access = 249364, Miss = 124649, Miss_rate = 0.500, Pending_hits = 3566, Reservation_fails = 46069
L2_cache_bank[4]: Access = 252738, Miss = 124927, Miss_rate = 0.494, Pending_hits = 3546, Reservation_fails = 58629
L2_cache_bank[5]: Access = 254549, Miss = 124717, Miss_rate = 0.490, Pending_hits = 3597, Reservation_fails = 70124
L2_cache_bank[6]: Access = 248609, Miss = 125364, Miss_rate = 0.504, Pending_hits = 3614, Reservation_fails = 39590
L2_cache_bank[7]: Access = 250125, Miss = 125017, Miss_rate = 0.500, Pending_hits = 3477, Reservation_fails = 53936
L2_cache_bank[8]: Access = 252121, Miss = 125345, Miss_rate = 0.497, Pending_hits = 3628, Reservation_fails = 69774
L2_cache_bank[9]: Access = 253807, Miss = 124914, Miss_rate = 0.492, Pending_hits = 3707, Reservation_fails = 74249
L2_cache_bank[10]: Access = 248875, Miss = 125307, Miss_rate = 0.503, Pending_hits = 3523, Reservation_fails = 43955
L2_cache_bank[11]: Access = 251197, Miss = 125321, Miss_rate = 0.499, Pending_hits = 3706, Reservation_fails = 52407
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252553, Miss = 125369 (0.496), PendingHit = 3663 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 251897, Miss = 124802 (0.495), PendingHit = 3574 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249225, Miss = 124911 (0.501), PendingHit = 3534 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249364, Miss = 124649 (0.5), PendingHit = 3566 (0.0143)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252738, Miss = 124927 (0.494), PendingHit = 3546 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254549, Miss = 124717 (0.49), PendingHit = 3597 (0.0141)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248609, Miss = 125364 (0.504), PendingHit = 3614 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250125, Miss = 125017 (0.5), PendingHit = 3477 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252121, Miss = 125345 (0.497), PendingHit = 3628 (0.0144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253807, Miss = 124914 (0.492), PendingHit = 3707 (0.0146)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248875, Miss = 125307 (0.503), PendingHit = 3523 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 251197, Miss = 125321 (0.499), PendingHit = 3706 (0.0148)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.497
Stream 1: Accesses  = 1615393
Stream 1: Misses  = 805098
Stream 2: Accesses  = 1399667
Stream 2: Misses  = 695545
Stream 1+2: Accesses  = 3015060
Stream 1+2: Misses  = 1500643
Total Accesses  = 3015060
MPKI-CORES
CORE_L2MPKI_0	40.909
CORE_L2MPKI_1	44.473
CORE_L2MPKI_2	40.691
CORE_L2MPKI_3	44.050
CORE_L2MPKI_4	40.312
CORE_L2MPKI_5	41.676
CORE_L2MPKI_6	41.702
CORE_L2MPKI_7	42.669
CORE_L2MPKI_8	40.852
CORE_L2MPKI_9	44.128
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.574
CORE_L2MPKI_14	2.581
CORE_L2MPKI_15	2.586
CORE_L2MPKI_16	2.566
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.569
CORE_L2MPKI_19	2.576
CORE_L2MPKI_20	2.537
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.559
CORE_L2MPKI_23	2.609
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.577
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.638
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.588
CORE_L2MPKI_30	2.543
CORE_L2MPKI_31	2.595
CORE_L2MPKI_32	2.563
CORE_L2MPKI_33	2.559
CORE_L2MPKI_34	2.594
CORE_L2MPKI_35	2.662
CORE_L2MPKI_36	2.586
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.604
CORE_L2MPKI_40	2.603
CORE_L2MPKI_41	2.580
CORE_L2MPKI_42	2.569
CORE_L2MPKI_43	2.558
CORE_L2MPKI_44	2.639
CORE_L2MPKI_45	2.610
CORE_L2MPKI_46	2.528
CORE_L2MPKI_47	2.545
CORE_L2MPKI_48	2.624
CORE_L2MPKI_49	2.610
CORE_L2MPKI_50	2.563
CORE_L2MPKI_51	2.594
CORE_L2MPKI_52	2.497
CORE_L2MPKI_53	2.623
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.589
CORE_L2MPKI_56	2.567
CORE_L2MPKI_57	2.579
CORE_L2MPKI_58	2.556
CORE_L2MPKI_59	2.526
Avg_MPKI_Stream1= 15.774
Avg_MPKI_Stream2= 2.576
MISSES-CORES
CORE_MISSES_0	33052
CORE_MISSES_1	33738
CORE_MISSES_2	32768
CORE_MISSES_3	33093
CORE_MISSES_4	33172
CORE_MISSES_5	31691
CORE_MISSES_6	33390
CORE_MISSES_7	32951
CORE_MISSES_8	32105
CORE_MISSES_9	32355
CORE_MISSES_10	24086
CORE_MISSES_11	24548
CORE_MISSES_12	24627
CORE_MISSES_13	22850
CORE_MISSES_14	23747
CORE_MISSES_15	23661
CORE_MISSES_16	22843
CORE_MISSES_17	23706
CORE_MISSES_18	22860
CORE_MISSES_19	23353
CORE_MISSES_20	23343
CORE_MISSES_21	23763
CORE_MISSES_22	23376
CORE_MISSES_23	24824
CORE_MISSES_24	24092
CORE_MISSES_25	23656
CORE_MISSES_26	24501
CORE_MISSES_27	24789
CORE_MISSES_28	24332
CORE_MISSES_29	23826
CORE_MISSES_30	23195
CORE_MISSES_31	23237
CORE_MISSES_32	23599
CORE_MISSES_33	22093
CORE_MISSES_34	22692
CORE_MISSES_35	23255
CORE_MISSES_36	23684
CORE_MISSES_37	23379
CORE_MISSES_38	23514
CORE_MISSES_39	22298
CORE_MISSES_40	23318
CORE_MISSES_41	22801
CORE_MISSES_42	24082
CORE_MISSES_43	23195
CORE_MISSES_44	23615
CORE_MISSES_45	22271
CORE_MISSES_46	24170
CORE_MISSES_47	24135
CORE_MISSES_48	23657
CORE_MISSES_49	22964
CORE_MISSES_50	23496
CORE_MISSES_51	23097
CORE_MISSES_52	23472
CORE_MISSES_53	22516
CORE_MISSES_54	23248
CORE_MISSES_55	23192
CORE_MISSES_56	23444
CORE_MISSES_57	22069
CORE_MISSES_58	23280
CORE_MISSES_59	22577
L2_MISSES = 1500643
L2_total_cache_accesses = 3015060
L2_total_cache_misses = 1500643
L2_total_cache_miss_rate = 0.4977
L2_total_cache_pending_hits = 43135
L2_total_cache_reservation_fails = 686172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 500718
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 771
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 827
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7764
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1055901
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31867
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 133685
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 122895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47831
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 241
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6964
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14005957
icnt_total_pkts_simt_to_mem=3389200
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.5285
gpu_ipc_2 =     264.1237
gpu_tot_sim_cycle_stream_1 = 1715662
gpu_tot_sim_cycle_stream_2 = 1713591
gpu_sim_insn_1 = 9485111
gpu_sim_insn_2 = 452600080
gpu_sim_cycle = 1715669
gpu_sim_insn = 462085191
gpu_ipc =     269.3324
gpu_tot_sim_cycle = 1715669
gpu_tot_sim_insn = 462085191
gpu_tot_ipc =     269.3324
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9287903
gpu_stall_icnt2sh    = 15096228
gpu_total_sim_rate=199088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8012335
	L1I_total_cache_misses = 31854
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 89451, Miss = 71872, Miss_rate = 0.803, Pending_hits = 5437, Reservation_fails = 1535111
	L1D_cache_core[1]: Access = 90755, Miss = 72749, Miss_rate = 0.802, Pending_hits = 5668, Reservation_fails = 1540811
	L1D_cache_core[2]: Access = 87712, Miss = 70652, Miss_rate = 0.805, Pending_hits = 5346, Reservation_fails = 1517556
	L1D_cache_core[3]: Access = 86773, Miss = 70295, Miss_rate = 0.810, Pending_hits = 5396, Reservation_fails = 1528101
	L1D_cache_core[4]: Access = 89788, Miss = 71647, Miss_rate = 0.798, Pending_hits = 5513, Reservation_fails = 1538708
	L1D_cache_core[5]: Access = 84869, Miss = 68500, Miss_rate = 0.807, Pending_hits = 5398, Reservation_fails = 1498788
	L1D_cache_core[6]: Access = 89010, Miss = 71626, Miss_rate = 0.805, Pending_hits = 5464, Reservation_fails = 1548389
	L1D_cache_core[7]: Access = 90043, Miss = 72312, Miss_rate = 0.803, Pending_hits = 5539, Reservation_fails = 1535854
	L1D_cache_core[8]: Access = 85727, Miss = 68938, Miss_rate = 0.804, Pending_hits = 5348, Reservation_fails = 1504614
	L1D_cache_core[9]: Access = 85775, Miss = 69241, Miss_rate = 0.807, Pending_hits = 5148, Reservation_fails = 1509269
	L1D_cache_core[10]: Access = 22757, Miss = 21888, Miss_rate = 0.962, Pending_hits = 174, Reservation_fails = 33062
	L1D_cache_core[11]: Access = 22995, Miss = 22333, Miss_rate = 0.971, Pending_hits = 113, Reservation_fails = 29469
	L1D_cache_core[12]: Access = 24530, Miss = 22953, Miss_rate = 0.936, Pending_hits = 220, Reservation_fails = 37408
	L1D_cache_core[13]: Access = 22500, Miss = 21461, Miss_rate = 0.954, Pending_hits = 143, Reservation_fails = 43041
	L1D_cache_core[14]: Access = 22893, Miss = 22017, Miss_rate = 0.962, Pending_hits = 182, Reservation_fails = 32776
	L1D_cache_core[15]: Access = 23152, Miss = 22179, Miss_rate = 0.958, Pending_hits = 101, Reservation_fails = 34329
	L1D_cache_core[16]: Access = 22777, Miss = 21643, Miss_rate = 0.950, Pending_hits = 200, Reservation_fails = 38332
	L1D_cache_core[17]: Access = 22700, Miss = 21837, Miss_rate = 0.962, Pending_hits = 128, Reservation_fails = 32006
	L1D_cache_core[18]: Access = 21829, Miss = 21174, Miss_rate = 0.970, Pending_hits = 168, Reservation_fails = 30185
	L1D_cache_core[19]: Access = 22622, Miss = 21775, Miss_rate = 0.963, Pending_hits = 133, Reservation_fails = 33657
	L1D_cache_core[20]: Access = 21760, Miss = 21521, Miss_rate = 0.989, Pending_hits = 114, Reservation_fails = 23929
	L1D_cache_core[21]: Access = 21559, Miss = 21477, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 19826
	L1D_cache_core[22]: Access = 21692, Miss = 21396, Miss_rate = 0.986, Pending_hits = 120, Reservation_fails = 22828
	L1D_cache_core[23]: Access = 22326, Miss = 22267, Miss_rate = 0.997, Pending_hits = 24, Reservation_fails = 16116
	L1D_cache_core[24]: Access = 21965, Miss = 21799, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 20742
	L1D_cache_core[25]: Access = 21555, Miss = 21513, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21761
	L1D_cache_core[26]: Access = 22511, Miss = 22349, Miss_rate = 0.993, Pending_hits = 96, Reservation_fails = 17126
	L1D_cache_core[27]: Access = 22136, Miss = 22058, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 20050
	L1D_cache_core[28]: Access = 22166, Miss = 22038, Miss_rate = 0.994, Pending_hits = 84, Reservation_fails = 20488
	L1D_cache_core[29]: Access = 21624, Miss = 21549, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 22664
	L1D_cache_core[30]: Access = 21390, Miss = 21390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17716
	L1D_cache_core[31]: Access = 21029, Miss = 21029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[32]: Access = 21630, Miss = 21630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22976
	L1D_cache_core[33]: Access = 20276, Miss = 20276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28138
	L1D_cache_core[34]: Access = 20520, Miss = 20520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21102
	L1D_cache_core[35]: Access = 20607, Miss = 20607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27936
	L1D_cache_core[36]: Access = 21501, Miss = 21501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17156
	L1D_cache_core[37]: Access = 21522, Miss = 21522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22781
	L1D_cache_core[38]: Access = 21763, Miss = 21763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20630
	L1D_cache_core[39]: Access = 20123, Miss = 20123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26904
	L1D_cache_core[40]: Access = 21135, Miss = 21135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22975
	L1D_cache_core[41]: Access = 20844, Miss = 20844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26441
	L1D_cache_core[42]: Access = 22023, Miss = 22023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15814
	L1D_cache_core[43]: Access = 21358, Miss = 21358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23432
	L1D_cache_core[44]: Access = 21004, Miss = 21004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20385
	L1D_cache_core[45]: Access = 20137, Miss = 20137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26293
	L1D_cache_core[46]: Access = 22446, Miss = 22446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11535
	L1D_cache_core[47]: Access = 22264, Miss = 22264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15790
	L1D_cache_core[48]: Access = 21251, Miss = 21251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19146
	L1D_cache_core[49]: Access = 20652, Miss = 20652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24104
	L1D_cache_core[50]: Access = 21557, Miss = 21557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20295
	L1D_cache_core[51]: Access = 20863, Miss = 20863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19668
	L1D_cache_core[52]: Access = 22035, Miss = 22035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15950
	L1D_cache_core[53]: Access = 20214, Miss = 20214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24734
	L1D_cache_core[54]: Access = 21585, Miss = 21585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14391
	L1D_cache_core[55]: Access = 21125, Miss = 21125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25369
	L1D_cache_core[56]: Access = 21491, Miss = 21491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17926
	L1D_cache_core[57]: Access = 20100, Miss = 20100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22741
	L1D_cache_core[58]: Access = 21394, Miss = 21394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18012
	L1D_cache_core[59]: Access = 21040, Miss = 21040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23375
	L1D_total_cache_accesses = 1962831
	L1D_total_cache_misses = 1779938
	L1D_total_cache_miss_rate = 0.9068
	L1D_total_cache_pending_hits = 56557
	L1D_total_cache_reservation_fails = 16443886
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 759027
	L1C_total_cache_misses = 10779
	L1C_total_cache_miss_rate = 0.0142
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1221453
	L1T_total_cache_miss_rate = 0.3771
	L1T_total_cache_pending_hits = 2017197
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1518811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13725263
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 748248
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10779
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2017197
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1221453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2718623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7980481
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31854
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 2021, 2010, 1987, 2006, 2315, 2021, 2309, 2481, 1853, 1980, 2711, 2021, 1292, 2036, 2219, 2006, 1682, 1958, 2061, 2049, 2067, 1967, 1983, 2034, 1594, 2051, 1579, 2021, 1556, 2036, 1567, 1717, 1470, 1687, 1556, 2135, 1552, 1233, 1552, 2113, 1580, 1694, 1984, 1611, 1567, 1599, 1973, 
gpgpu_n_tot_thrd_icount = 489892768
gpgpu_n_tot_w_icount = 15309149
gpgpu_n_stall_shd_mem = 30861223
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1518810
gpgpu_n_mem_write_global = 263820
gpgpu_n_mem_texture = 1221453
gpgpu_n_mem_const = 6785
gpgpu_n_load_insn  = 33162423
gpgpu_n_store_insn = 1295627
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5789366
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17135925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37801373	W0_Idle:10738514	W0_Scoreboard:141866632	W1:176404	W2:143014	W3:143976	W4:112973	W5:80311	W6:39401	W7:20750	W8:7399	W9:2977	W10:1124	W11:907	W12:825	W13:704	W14:1012	W15:770	W16:1444	W17:2367	W18:2994	W19:7790	W20:8253	W21:14579	W22:19702	W23:18554	W24:20798	W25:21400	W26:15215	W27:8563	W28:4063	W29:1631	W30:662	W31:0	W32:14428679
Warp Occupancy Distribution:
Stall:31714635	W0_Idle:6010500	W0_Scoreboard:58331669	W1:176404	W2:143014	W3:143976	W4:112973	W5:80311	W6:39401	W7:20750	W8:7399	W9:2977	W10:1124	W11:907	W12:825	W13:704	W14:1012	W15:770	W16:1444	W17:2367	W18:2994	W19:7790	W20:8253	W21:14579	W22:19702	W23:18554	W24:20798	W25:21400	W26:15215	W27:8563	W28:4063	W29:1631	W30:662	W31:0	W32:5898218
Warp Occupancy Distribution:
Stall:6086738	W0_Idle:4728014	W0_Scoreboard:83534963	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8530461
warp_utilization0: 0.074419
warp_utilization1: 0.065919
warp_utilization2: 0.082916
traffic_breakdown_coretomem[CONST_ACC_R] = 54280 {8:6785,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12150480 {8:1518810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14075744 {40:220664,72:9688,136:33468,}
traffic_breakdown_coretomem[INST_ACC_R] = 35360 {8:4420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9771624 {8:1221453,}
traffic_breakdown_memtocore[CONST_ACC_R] = 488520 {72:6785,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206514912 {136:1518492,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2110216 {8:263777,}
traffic_breakdown_memtocore[INST_ACC_R] = 601120 {136:4420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166117608 {136:1221453,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 629 
averagemflatency_1 = 670 
averagemflatency_2= 580 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1715668 
mrq_lat_table:732583 	32876 	39428 	81408 	226983 	237496 	200753 	106183 	24443 	2053 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8538 	30853 	74535 	212744 	920176 	1392425 	365173 	5999 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	386555 	112266 	158990 	302882 	528048 	755967 	665637 	102723 	2145 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98945 	2380465 	263348 	3961 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	74933 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	400 	3025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      6563      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.543598  1.518206  1.563959  1.548470  1.673246  1.682650  1.539501  1.539101  1.607596  1.605143  1.588001  1.577774  1.455855  1.471526  1.501429  1.483393 
dram[1]:  1.523780  1.540408  1.567649  1.546097  1.647692  1.632178  1.550479  1.529973  1.598395  1.589797  1.573148  1.587821  1.452803  1.447217  1.502409  1.480812 
dram[2]:  1.520020  1.533501  1.563141  1.548216  1.672996  1.659978  1.549708  1.543970  1.589455  1.603444  1.576212  1.577810  1.476605  1.466089  1.477931  1.491995 
dram[3]:  1.518882  1.530064  1.544896  1.564398  1.655946  1.661102  1.530948  1.550988  1.602319  1.598559  1.573739  1.584053  1.467569  1.448669  1.473952  1.502476 
dram[4]:  1.520156  1.520358  1.544029  1.559789  1.697818  1.664376  1.545721  1.556286  1.589707  1.587865  1.573267  1.591103  1.468586  1.461002  1.480416  1.491096 
dram[5]:  1.526153  1.517115  1.552704  1.546154  1.683898  1.665691  1.544636  1.530391  1.611208  1.600265  1.589798  1.586901  1.457920  1.461553  1.498513  1.494280 
average row locality = 1684213/1081459 = 1.557353
average row locality_1 = 973261/589950 = 1.649735
average row locality_2 = 710952/491509 = 1.446468
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13924     13852     13925     13859     16576     16613     17251     17069     17330     17154     16963     16993     15204     15162     14192     14096 
dram[1]:     13938     13869     13834     13870     16504     16541     17147     17198     17301     17146     17095     17043     14938     14903     14152     14076 
dram[2]:     13906     13758     13875     13931     16520     16579     17107     17205     17308     17266     16922     16879     15204     15064     14082     14029 
dram[3]:     13806     13832     13870     13722     16699     16793     17191     17203     17363     17502     17121     16979     15057     14934     14254     14051 
dram[4]:     13873     13868     13947     13845     16681     16769     17211     17149     17202     17266     17037     16866     15243     15020     14149     14130 
dram[5]:     13845     13967     13906     13832     16664     16794     17223     17124     17328     17499     17234     17092     15000     14906     14103     14106 
total reads: 1500609
bank skew: 17502/13722 = 1.28
chip skew: 250623/249555 = 1.00
number of total write accesses:
dram[0]:       893       908      1211      1220      4363      4442      2236      2199      3072      2944      2598      2685       461       445       513       508 
dram[1]:       896       922      1217      1223      4308      4124      2265      2199      3021      2798      2637      2565       453       410       507       510 
dram[2]:       900       913      1214      1209      4451      4184      2300      2178      3161      3032      2612      2547       417       327       517       509 
dram[3]:       915       927      1219      1218      4411      4303      2151      2341      3089      3129      2727      2649       442       306       515       511 
dram[4]:       909       919      1220      1221      4484      4302      2313      2261      3000      2911      2643      2520       465       284       516       523 
dram[5]:       919       925      1222      1243      4607      4272      2346      2188      2999      3058      2807      2703       435       281       509       523 
total reads: 183605
bank skew: 4607/281 = 16.40
chip skew: 31037/30055 = 1.03
average mf latency per bank:
dram[0]:        735       731       863       853      1222      1241      1734      1754      1274      1298      1208      1204      1064      1046       819       807
dram[1]:        695       678       803       817      1142      1234      1637      1661      1229      1251      1122      1122       954       954       724       727
dram[2]:        722       741       839       879      1219      1318      1722      1779      1269      1303      1216      1241      1058      1295       807       824
dram[3]:        667       710       769       828      1127      1242      1604      1678      1191      1245      1100      1125       923       963       716       736
dram[4]:        744       760       865       893      1231      1340      1738      1789      1300      1322      1231      1227      1089      1079       827       837
dram[5]:        661       702       791       841      1140      1267      1611      1711      1222      1252      1106      1123       929       955       714       737
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4836      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3860      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      3869      4786      4455      3904      4186      4100      3492      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3599      4118      3966      4431      3946      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      3886      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1360336 n_act=179949 n_pre=179933 n_req=271275 n_req_1=69156 n_req_2=202119 n_req_3=0 n_rd=500326 n_write=44138 bw_util=0.4639 bw_util_1=0.11 bw_util_2=0.3539 bw_util_3=0 blp=5.344535 blp_1= 2.075452 blp_2= 3.815430 blp_3= -nan
 n_activity=2108436 dram_eff=0.4983 dram_eff_1=0.1182 dram_eff_2=0.3801 dram_eff_3=0
bk0: 27848a 1756628i bk1: 27704a 1746569i bk2: 27850a 1716772i bk3: 27718a 1711123i bk4: 33152a 1385908i bk5: 33226a 1361983i bk6: 34502a 1495994i bk7: 34138a 1486742i bk8: 34660a 1492983i bk9: 34308a 1502377i bk10: 33926a 1515414i bk11: 33986a 1495975i bk12: 30408a 1695469i bk13: 30324a 1697615i bk14: 28384a 1717002i bk15: 28192a 1706088i 
bw_dist = 0.110	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25865
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1361974 n_act=180124 n_pre=180108 n_req=270178 n_req_1=67450 n_req_2=202728 n_req_3=0 n_rd=499110 n_write=43366 bw_util=0.4624 bw_util_1=0.1076 bw_util_2=0.3549 bw_util_3=0 blp=5.276207 blp_1= 2.024675 blp_2= 3.797748 blp_3= -nan
 n_activity=2107069 dram_eff=0.497 dram_eff_1=0.1156 dram_eff_2=0.3814 dram_eff_3=0
bk0: 27876a 1753306i bk1: 27738a 1749126i bk2: 27668a 1730235i bk3: 27740a 1711504i bk4: 33008a 1400459i bk5: 33082a 1387184i bk6: 34294a 1503627i bk7: 34396a 1491595i bk8: 34602a 1502223i bk9: 34292a 1508326i bk10: 34190a 1515718i bk11: 34086a 1507770i bk12: 29876a 1708956i bk13: 29806a 1705970i bk14: 28304a 1726646i bk15: 28152a 1714381i 
bw_dist = 0.108	0.355	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.77888
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1361950 n_act=179801 n_pre=179785 n_req=270467 n_req_1=68215 n_req_2=202252 n_req_3=0 n_rd=499266 n_write=43880 bw_util=0.4626 bw_util_1=0.1086 bw_util_2=0.3541 bw_util_3=0 blp=5.359520 blp_1= 2.054494 blp_2= 3.832806 blp_3= -nan
 n_activity=2106357 dram_eff=0.4974 dram_eff_1=0.1167 dram_eff_2=0.3807 dram_eff_3=0
bk0: 27808a 1747380i bk1: 27516a 1749905i bk2: 27750a 1713348i bk3: 27862a 1709109i bk4: 33040a 1374003i bk5: 33158a 1376132i bk6: 34214a 1496701i bk7: 34410a 1483856i bk8: 34616a 1484965i bk9: 34532a 1481322i bk10: 33844a 1509157i bk11: 33758a 1507927i bk12: 30408a 1703708i bk13: 30128a 1706105i bk14: 28164a 1713973i bk15: 28058a 1713020i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25125
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1357950 n_act=180805 n_pre=180789 n_req=271519 n_req_1=68690 n_req_2=202829 n_req_3=0 n_rd=500754 n_write=44384 bw_util=0.4643 bw_util_1=0.1092 bw_util_2=0.355 bw_util_3=0 blp=5.262963 blp_1= 2.029852 blp_2= 3.771154 blp_3= -nan
 n_activity=2116728 dram_eff=0.4967 dram_eff_1=0.1169 dram_eff_2=0.3798 dram_eff_3=0
bk0: 27612a 1757720i bk1: 27664a 1750338i bk2: 27740a 1727468i bk3: 27444a 1724317i bk4: 33398a 1387029i bk5: 33586a 1377348i bk6: 34382a 1512012i bk7: 34406a 1487208i bk8: 34726a 1502057i bk9: 35004a 1480708i bk10: 34242a 1506142i bk11: 33958a 1505145i bk12: 30114a 1713440i bk13: 29868a 1717744i bk14: 28508a 1720629i bk15: 28102a 1720890i 
bw_dist = 0.109	0.355	0.000	0.470	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.88749
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1359857 n_act=180173 n_pre=180157 n_req=271091 n_req_1=68987 n_req_2=202104 n_req_3=0 n_rd=500512 n_write=43983 bw_util=0.4638 bw_util_1=0.11 bw_util_2=0.3538 bw_util_3=0 blp=5.367393 blp_1= 2.063414 blp_2= 3.828034 blp_3= -nan
 n_activity=2103433 dram_eff=0.4994 dram_eff_1=0.1184 dram_eff_2=0.381 dram_eff_3=0
bk0: 27746a 1746735i bk1: 27736a 1742384i bk2: 27894a 1713355i bk3: 27690a 1707999i bk4: 33362a 1376785i bk5: 33538a 1365813i bk6: 34422a 1494598i bk7: 34298a 1473605i bk8: 34404a 1492909i bk9: 34532a 1490848i bk10: 34074a 1512752i bk11: 33732a 1510301i bk12: 30486a 1696514i bk13: 30040a 1714207i bk14: 28298a 1715887i bk15: 28260a 1706252i 
bw_dist = 0.110	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.34291
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264682 n_nop=1357605 n_act=180610 n_pre=180595 n_req=271892 n_req_1=69147 n_req_2=202745 n_req_3=0 n_rd=501244 n_write=44628 bw_util=0.4648 bw_util_1=0.1099 bw_util_2=0.3549 bw_util_3=0 blp=5.301406 blp_1= 2.051876 blp_2= 3.785296 blp_3= -nan
 n_activity=2112621 dram_eff=0.4983 dram_eff_1=0.1178 dram_eff_2=0.3805 dram_eff_3=0
bk0: 27690a 1759180i bk1: 27932a 1744401i bk2: 27812a 1722965i bk3: 27664a 1715715i bk4: 33328a 1373581i bk5: 33588a 1372687i bk6: 34446a 1495985i bk7: 34248a 1488854i bk8: 34656a 1509607i bk9: 34998a 1483559i bk10: 34468a 1499811i bk11: 34184a 1498522i bk12: 30000a 1708365i bk13: 29812a 1717351i bk14: 28206a 1725405i bk15: 28212a 1713795i 
bw_dist = 0.110	0.355	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.93742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252553, Miss = 125369, Miss_rate = 0.496, Pending_hits = 3663, Reservation_fails = 67327
L2_cache_bank[1]: Access = 251897, Miss = 124802, Miss_rate = 0.495, Pending_hits = 3574, Reservation_fails = 65807
L2_cache_bank[2]: Access = 249225, Miss = 124911, Miss_rate = 0.501, Pending_hits = 3534, Reservation_fails = 44305
L2_cache_bank[3]: Access = 249364, Miss = 124649, Miss_rate = 0.500, Pending_hits = 3566, Reservation_fails = 46069
L2_cache_bank[4]: Access = 252738, Miss = 124927, Miss_rate = 0.494, Pending_hits = 3546, Reservation_fails = 58629
L2_cache_bank[5]: Access = 254549, Miss = 124717, Miss_rate = 0.490, Pending_hits = 3597, Reservation_fails = 70124
L2_cache_bank[6]: Access = 248609, Miss = 125364, Miss_rate = 0.504, Pending_hits = 3614, Reservation_fails = 39590
L2_cache_bank[7]: Access = 250125, Miss = 125017, Miss_rate = 0.500, Pending_hits = 3477, Reservation_fails = 53936
L2_cache_bank[8]: Access = 252121, Miss = 125345, Miss_rate = 0.497, Pending_hits = 3628, Reservation_fails = 69774
L2_cache_bank[9]: Access = 253807, Miss = 124914, Miss_rate = 0.492, Pending_hits = 3707, Reservation_fails = 74249
L2_cache_bank[10]: Access = 248875, Miss = 125307, Miss_rate = 0.503, Pending_hits = 3523, Reservation_fails = 43955
L2_cache_bank[11]: Access = 251197, Miss = 125321, Miss_rate = 0.499, Pending_hits = 3706, Reservation_fails = 52407
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252553, Miss = 125369 (0.496), PendingHit = 3663 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 251897, Miss = 124802 (0.495), PendingHit = 3574 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249225, Miss = 124911 (0.501), PendingHit = 3534 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249364, Miss = 124649 (0.5), PendingHit = 3566 (0.0143)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252738, Miss = 124927 (0.494), PendingHit = 3546 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254549, Miss = 124717 (0.49), PendingHit = 3597 (0.0141)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248609, Miss = 125364 (0.504), PendingHit = 3614 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250125, Miss = 125017 (0.5), PendingHit = 3477 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252121, Miss = 125345 (0.497), PendingHit = 3628 (0.0144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253807, Miss = 124914 (0.492), PendingHit = 3707 (0.0146)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248875, Miss = 125307 (0.503), PendingHit = 3523 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 251197, Miss = 125321 (0.499), PendingHit = 3706 (0.0148)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.497
Stream 1: Accesses  = 1615393
Stream 1: Misses  = 805098
Stream 2: Accesses  = 1399667
Stream 2: Misses  = 695545
Stream 1+2: Accesses  = 3015060
Stream 1+2: Misses  = 1500643
Total Accesses  = 3015060
MPKI-CORES
CORE_L2MPKI_0	40.909
CORE_L2MPKI_1	44.473
CORE_L2MPKI_2	40.691
CORE_L2MPKI_3	44.050
CORE_L2MPKI_4	40.312
CORE_L2MPKI_5	41.676
CORE_L2MPKI_6	41.702
CORE_L2MPKI_7	42.669
CORE_L2MPKI_8	40.852
CORE_L2MPKI_9	44.128
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.574
CORE_L2MPKI_14	2.581
CORE_L2MPKI_15	2.586
CORE_L2MPKI_16	2.566
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.569
CORE_L2MPKI_19	2.576
CORE_L2MPKI_20	2.537
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.559
CORE_L2MPKI_23	2.609
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.577
CORE_L2MPKI_26	2.562
CORE_L2MPKI_27	2.638
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.588
CORE_L2MPKI_30	2.543
CORE_L2MPKI_31	2.595
CORE_L2MPKI_32	2.563
CORE_L2MPKI_33	2.559
CORE_L2MPKI_34	2.594
CORE_L2MPKI_35	2.662
CORE_L2MPKI_36	2.586
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.604
CORE_L2MPKI_40	2.603
CORE_L2MPKI_41	2.580
CORE_L2MPKI_42	2.569
CORE_L2MPKI_43	2.558
CORE_L2MPKI_44	2.639
CORE_L2MPKI_45	2.610
CORE_L2MPKI_46	2.528
CORE_L2MPKI_47	2.545
CORE_L2MPKI_48	2.624
CORE_L2MPKI_49	2.610
CORE_L2MPKI_50	2.563
CORE_L2MPKI_51	2.594
CORE_L2MPKI_52	2.497
CORE_L2MPKI_53	2.623
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.589
CORE_L2MPKI_56	2.567
CORE_L2MPKI_57	2.579
CORE_L2MPKI_58	2.556
CORE_L2MPKI_59	2.526
Avg_MPKI_Stream1= 15.774
Avg_MPKI_Stream2= 2.576
MISSES-CORES
CORE_MISSES_0	33052
CORE_MISSES_1	33738
CORE_MISSES_2	32768
CORE_MISSES_3	33093
CORE_MISSES_4	33172
CORE_MISSES_5	31691
CORE_MISSES_6	33390
CORE_MISSES_7	32951
CORE_MISSES_8	32105
CORE_MISSES_9	32355
CORE_MISSES_10	24086
CORE_MISSES_11	24548
CORE_MISSES_12	24627
CORE_MISSES_13	22850
CORE_MISSES_14	23747
CORE_MISSES_15	23661
CORE_MISSES_16	22843
CORE_MISSES_17	23706
CORE_MISSES_18	22860
CORE_MISSES_19	23353
CORE_MISSES_20	23343
CORE_MISSES_21	23763
CORE_MISSES_22	23376
CORE_MISSES_23	24824
CORE_MISSES_24	24092
CORE_MISSES_25	23656
CORE_MISSES_26	24501
CORE_MISSES_27	24789
CORE_MISSES_28	24332
CORE_MISSES_29	23826
CORE_MISSES_30	23195
CORE_MISSES_31	23237
CORE_MISSES_32	23599
CORE_MISSES_33	22093
CORE_MISSES_34	22692
CORE_MISSES_35	23255
CORE_MISSES_36	23684
CORE_MISSES_37	23379
CORE_MISSES_38	23514
CORE_MISSES_39	22298
CORE_MISSES_40	23318
CORE_MISSES_41	22801
CORE_MISSES_42	24082
CORE_MISSES_43	23195
CORE_MISSES_44	23615
CORE_MISSES_45	22271
CORE_MISSES_46	24170
CORE_MISSES_47	24135
CORE_MISSES_48	23657
CORE_MISSES_49	22964
CORE_MISSES_50	23496
CORE_MISSES_51	23097
CORE_MISSES_52	23472
CORE_MISSES_53	22516
CORE_MISSES_54	23248
CORE_MISSES_55	23192
CORE_MISSES_56	23444
CORE_MISSES_57	22069
CORE_MISSES_58	23280
CORE_MISSES_59	22577
L2_MISSES = 1500643
L2_total_cache_accesses = 3015060
L2_total_cache_misses = 1500643
L2_total_cache_miss_rate = 0.4977
L2_total_cache_pending_hits = 43135
L2_total_cache_reservation_fails = 686172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 500718
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 771
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 827
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7764
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1055901
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31867
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 133685
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 122895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47831
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 241
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6964
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14005957
icnt_total_pkts_simt_to_mem=3389200
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.3805
gpu_ipc_2 =     263.9011
gpu_tot_sim_cycle_stream_1 = 1831435
gpu_tot_sim_cycle_stream_2 = 1829362
gpu_sim_insn_1 = 9854065
gpu_sim_insn_2 = 482770672
gpu_sim_cycle = 1831442
gpu_sim_insn = 492624737
gpu_ipc =     268.9819
gpu_tot_sim_cycle = 1831442
gpu_tot_sim_insn = 492624737
gpu_tot_ipc =     268.9819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9955193
gpu_stall_icnt2sh    = 16140277
gpu_total_sim_rate=198799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8526605
	L1I_total_cache_misses = 33587
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 95252, Miss = 76795, Miss_rate = 0.806, Pending_hits = 5777, Reservation_fails = 1644825
	L1D_cache_core[1]: Access = 96548, Miss = 77624, Miss_rate = 0.804, Pending_hits = 6001, Reservation_fails = 1650549
	L1D_cache_core[2]: Access = 93547, Miss = 75558, Miss_rate = 0.808, Pending_hits = 5698, Reservation_fails = 1627253
	L1D_cache_core[3]: Access = 92891, Miss = 75367, Miss_rate = 0.811, Pending_hits = 5751, Reservation_fails = 1637506
	L1D_cache_core[4]: Access = 95844, Miss = 76679, Miss_rate = 0.800, Pending_hits = 5909, Reservation_fails = 1648181
	L1D_cache_core[5]: Access = 90654, Miss = 73311, Miss_rate = 0.809, Pending_hits = 5746, Reservation_fails = 1608525
	L1D_cache_core[6]: Access = 94868, Miss = 76543, Miss_rate = 0.807, Pending_hits = 5800, Reservation_fails = 1658060
	L1D_cache_core[7]: Access = 95835, Miss = 77095, Miss_rate = 0.804, Pending_hits = 5879, Reservation_fails = 1645582
	L1D_cache_core[8]: Access = 91569, Miss = 73864, Miss_rate = 0.807, Pending_hits = 5699, Reservation_fails = 1614300
	L1D_cache_core[9]: Access = 91685, Miss = 74188, Miss_rate = 0.809, Pending_hits = 5489, Reservation_fails = 1618877
	L1D_cache_core[10]: Access = 23963, Miss = 23094, Miss_rate = 0.964, Pending_hits = 174, Reservation_fails = 36620
	L1D_cache_core[11]: Access = 24644, Miss = 23982, Miss_rate = 0.973, Pending_hits = 113, Reservation_fails = 29745
	L1D_cache_core[12]: Access = 25912, Miss = 24335, Miss_rate = 0.939, Pending_hits = 220, Reservation_fails = 38568
	L1D_cache_core[13]: Access = 24084, Miss = 23045, Miss_rate = 0.957, Pending_hits = 143, Reservation_fails = 43262
	L1D_cache_core[14]: Access = 24274, Miss = 23398, Miss_rate = 0.964, Pending_hits = 182, Reservation_fails = 36285
	L1D_cache_core[15]: Access = 24821, Miss = 23848, Miss_rate = 0.961, Pending_hits = 101, Reservation_fails = 34329
	L1D_cache_core[16]: Access = 23894, Miss = 22760, Miss_rate = 0.953, Pending_hits = 200, Reservation_fails = 40867
	L1D_cache_core[17]: Access = 24358, Miss = 23495, Miss_rate = 0.965, Pending_hits = 128, Reservation_fails = 32296
	L1D_cache_core[18]: Access = 23128, Miss = 22473, Miss_rate = 0.972, Pending_hits = 168, Reservation_fails = 32642
	L1D_cache_core[19]: Access = 24288, Miss = 23441, Miss_rate = 0.965, Pending_hits = 133, Reservation_fails = 33926
	L1D_cache_core[20]: Access = 22901, Miss = 22662, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 27424
	L1D_cache_core[21]: Access = 23100, Miss = 23018, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 20249
	L1D_cache_core[22]: Access = 22871, Miss = 22575, Miss_rate = 0.987, Pending_hits = 120, Reservation_fails = 25946
	L1D_cache_core[23]: Access = 24043, Miss = 23984, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 16158
	L1D_cache_core[24]: Access = 23081, Miss = 22915, Miss_rate = 0.993, Pending_hits = 114, Reservation_fails = 23387
	L1D_cache_core[25]: Access = 23117, Miss = 23075, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21779
	L1D_cache_core[26]: Access = 23806, Miss = 23644, Miss_rate = 0.993, Pending_hits = 96, Reservation_fails = 19576
	L1D_cache_core[27]: Access = 23883, Miss = 23805, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 20050
	L1D_cache_core[28]: Access = 23427, Miss = 23299, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 23321
	L1D_cache_core[29]: Access = 23131, Miss = 23056, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23271
	L1D_cache_core[30]: Access = 22675, Miss = 22675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20464
	L1D_cache_core[31]: Access = 22505, Miss = 22505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23749
	L1D_cache_core[32]: Access = 22854, Miss = 22854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26898
	L1D_cache_core[33]: Access = 21724, Miss = 21724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28874
	L1D_cache_core[34]: Access = 21744, Miss = 21744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24848
	L1D_cache_core[35]: Access = 21835, Miss = 21835, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30209
	L1D_cache_core[36]: Access = 22746, Miss = 22746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18781
	L1D_cache_core[37]: Access = 23011, Miss = 23011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23138
	L1D_cache_core[38]: Access = 23126, Miss = 23126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21947
	L1D_cache_core[39]: Access = 21701, Miss = 21701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28048
	L1D_cache_core[40]: Access = 22517, Miss = 22517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25576
	L1D_cache_core[41]: Access = 22245, Miss = 22245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28253
	L1D_cache_core[42]: Access = 23550, Miss = 23550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16072
	L1D_cache_core[43]: Access = 23105, Miss = 23105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23794
	L1D_cache_core[44]: Access = 22387, Miss = 22387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21781
	L1D_cache_core[45]: Access = 21391, Miss = 21391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27968
	L1D_cache_core[46]: Access = 23829, Miss = 23829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12627
	L1D_cache_core[47]: Access = 23479, Miss = 23479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17285
	L1D_cache_core[48]: Access = 22635, Miss = 22635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19994
	L1D_cache_core[49]: Access = 22235, Miss = 22235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24119
	L1D_cache_core[50]: Access = 22939, Miss = 22939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22007
	L1D_cache_core[51]: Access = 22407, Miss = 22407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19867
	L1D_cache_core[52]: Access = 23393, Miss = 23393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18958
	L1D_cache_core[53]: Access = 21777, Miss = 21777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25260
	L1D_cache_core[54]: Access = 22967, Miss = 22967, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15590
	L1D_cache_core[55]: Access = 22401, Miss = 22401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26482
	L1D_cache_core[56]: Access = 23089, Miss = 23089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18107
	L1D_cache_core[57]: Access = 21447, Miss = 21447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23498
	L1D_cache_core[58]: Access = 22893, Miss = 22893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18542
	L1D_cache_core[59]: Access = 22484, Miss = 22484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24320
	L1D_total_cache_accesses = 2092510
	L1D_total_cache_misses = 1900019
	L1D_total_cache_miss_rate = 0.9080
	L1D_total_cache_pending_hits = 60049
	L1D_total_cache_reservation_fails = 17610415
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 805832
	L1C_total_cache_misses = 10887
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1303445
	L1T_total_cache_miss_rate = 0.3773
	L1T_total_cache_pending_hits = 2151115
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1626173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14798540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 794945
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10887
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2151115
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1303445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2811875
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8493018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33587
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 2021, 2010, 2036, 2006, 2425, 2021, 2410, 2481, 2019, 1980, 2866, 2021, 1418, 2036, 2314, 2006, 1727, 1958, 2096, 2049, 2080, 1967, 2002, 2034, 1605, 2051, 1589, 2021, 1565, 2036, 1569, 2047, 1470, 2015, 1556, 2455, 1552, 1519, 1552, 2399, 1580, 1944, 1984, 1865, 1567, 1787, 1973, 
gpgpu_n_tot_thrd_icount = 521391840
gpgpu_n_tot_w_icount = 16293495
gpgpu_n_stall_shd_mem = 33032810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1626172
gpgpu_n_mem_write_global = 276553
gpgpu_n_mem_texture = 1303445
gpgpu_n_mem_const = 6858
gpgpu_n_load_insn  = 35357106
gpgpu_n_store_insn = 1369001
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 6123656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18355263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40704138	W0_Idle:11130169	W0_Scoreboard:151480609	W1:178316	W2:146700	W3:147946	W4:116479	W5:82858	W6:40944	W7:21364	W8:7647	W9:3015	W10:1250	W11:973	W12:906	W13:726	W14:1096	W15:916	W16:1535	W17:2523	W18:3249	W19:7982	W20:8887	W21:16132	W22:20470	W23:20711	W24:22433	W25:23094	W26:16633	W27:10045	W28:4483	W29:1767	W30:776	W31:0	W32:15381748
Warp Occupancy Distribution:
Stall:34247490	W0_Idle:6108617	W0_Scoreboard:62230174	W1:178316	W2:146700	W3:147946	W4:116479	W5:82858	W6:40944	W7:21364	W8:7647	W9:3015	W10:1250	W11:973	W12:906	W13:726	W14:1096	W15:916	W16:1535	W17:2523	W18:3249	W19:7982	W20:8887	W21:16132	W22:20470	W23:20711	W24:22433	W25:23094	W26:16633	W27:10045	W28:4483	W29:1767	W30:776	W31:0	W32:6283827
Warp Occupancy Distribution:
Stall:6456648	W0_Idle:5021552	W0_Scoreboard:89250435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9097921
warp_utilization0: 0.074194
warp_utilization1: 0.065545
warp_utilization2: 0.082839
traffic_breakdown_coretomem[CONST_ACC_R] = 54864 {8:6858,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13009376 {8:1626172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14819848 {40:230522,72:10332,136:35699,}
traffic_breakdown_coretomem[INST_ACC_R] = 37520 {8:4690,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10427560 {8:1303445,}
traffic_breakdown_memtocore[CONST_ACC_R] = 493776 {72:6858,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221116280 {136:1625855,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2211872 {8:276484,}
traffic_breakdown_memtocore[INST_ACC_R] = 637840 {136:4690,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 177268520 {136:1303445,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 630 
averagemflatency_1 = 672 
averagemflatency_2= 581 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1831441 
mrq_lat_table:781719 	35131 	42087 	87014 	242892 	253861 	213928 	112492 	25731 	2146 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9016 	32527 	78966 	226384 	977915 	1489609 	391801 	6353 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	410011 	119484 	169344 	322570 	563127 	807096 	713672 	110048 	2281 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	104789 	2546571 	280699 	4088 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	87640 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	416 	3240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544027  1.516697  1.560254  1.547370  1.676859  1.683856  1.539201  1.538328  1.602731  1.598925  1.583403  1.579303  1.461954  1.481491  1.508200  1.492376 
dram[1]:  1.525114  1.537496  1.567578  1.545871  1.649077  1.631637  1.551082  1.532691  1.591888  1.583003  1.570230  1.581807  1.464140  1.457011  1.511293  1.488243 
dram[2]:  1.514550  1.534661  1.561358  1.545749  1.675264  1.657484  1.549340  1.539736  1.585919  1.599096  1.575721  1.576454  1.486359  1.470945  1.486527  1.494058 
dram[3]:  1.516974  1.528073  1.540376  1.562128  1.656912  1.662697  1.527554  1.553746  1.601692  1.594071  1.573415  1.581367  1.479797  1.459101  1.481652  1.507606 
dram[4]:  1.519462  1.522275  1.546225  1.562476  1.701144  1.667408  1.546487  1.557515  1.589474  1.582231  1.573642  1.586946  1.473961  1.469606  1.489930  1.502134 
dram[5]:  1.527542  1.516930  1.551054  1.542562  1.684460  1.663459  1.541608  1.529544  1.602196  1.597129  1.587269  1.588020  1.467775  1.470535  1.504632  1.501201 
average row locality = 1797008/1153231 = 1.558238
average row locality_1 = 1039226/629289 = 1.651429
average row locality_2 = 757782/523942 = 1.446309
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14765     14690     14918     14866     17733     17757     18341     18125     18506     18340     18148     18241     16235     16204     15329     15178 
dram[1]:     14784     14693     14823     14900     17655     17666     18215     18258     18445     18264     18386     18339     15927     15894     15080     14989 
dram[2]:     14746     14579     14863     14957     17661     17719     18169     18280     18524     18423     18137     18120     16230     16077     15192     15140 
dram[3]:     14655     14654     14868     14740     17837     17905     18239     18268     18552     18632     18436     18271     16066     15928     15166     14977 
dram[4]:     14713     14695     14949     14865     17823     17908     18289     18230     18366     18386     18269     18072     16272     16019     15245     15249 
dram[5]:     14679     14817     14897     14834     17816     17942     18294     18196     18483     18634     18594     18411     15997     15897     15009     15037 
total reads: 1602592
bank skew: 18634/14579 = 1.28
chip skew: 267537/266318 = 1.00
number of total write accesses:
dram[0]:       964       979      1279      1287      4643      4742      2312      2284      3211      3076      2707      2819       538       525       581       580 
dram[1]:       975       991      1287      1293      4596      4397      2357      2277      3141      2896      2754      2650       527       493       577       581 
dram[2]:       972       984      1283      1278      4749      4484      2383      2257      3303      3160      2735      2675       496       402       586       576 
dram[3]:       985       995      1289      1289      4697      4573      2218      2431      3223      3253      2835      2777       524       376       581       583 
dram[4]:       980       989      1291      1291      4775      4578      2403      2351      3138      3020      2758      2644       540       348       587       588 
dram[5]:       989       997      1296      1312      4904      4533      2436      2280      3113      3170      2950      2851       514       348       582       592 
total reads: 194419
bank skew: 4904/348 = 14.09
chip skew: 32867/31792 = 1.03
average mf latency per bank:
dram[0]:        757       742       884       865      1252      1257      1768      1773      1274      1288      1194      1182      1045      1023       821       802
dram[1]:        703       686       812       826      1161      1255      1656      1683      1219      1244      1097      1101       934       933       722       723
dram[2]:        733       759       848       900      1237      1355      1739      1822      1260      1310      1192      1227      1033      1262       801       827
dram[3]:        681       715       786       834      1150      1255      1631      1692      1185      1235      1080      1099       905       942       716       729
dram[4]:        759       765       881       906      1259      1355      1771      1808      1305      1317      1217      1207      1067      1056       826       832
dram[5]:        670       724       795       860      1158      1292      1629      1741      1214      1247      1081      1105       908       941       709       737
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4836      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3904      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1451925 n_act=192051 n_pre=192035 n_req=289792 n_req_1=74203 n_req_2=215589 n_req_3=0 n_rd=534750 n_write=46742 bw_util=0.4643 bw_util_1=0.1107 bw_util_2=0.3536 bw_util_3=0 blp=5.342517 blp_1= 2.075213 blp_2= 3.813656 blp_3= -nan
 n_activity=2251408 dram_eff=0.4986 dram_eff_1=0.1189 dram_eff_2=0.3797 dram_eff_3=0
bk0: 29530a 1873874i bk1: 29380a 1864619i bk2: 29836a 1830474i bk3: 29732a 1826144i bk4: 35466a 1480233i bk5: 35512a 1454311i bk6: 36682a 1603971i bk7: 36250a 1595858i bk8: 37012a 1598133i bk9: 36680a 1606152i bk10: 36296a 1619906i bk11: 36482a 1597744i bk12: 32470a 1805621i bk13: 32408a 1809958i bk14: 30658a 1825507i bk15: 30356a 1815690i 
bw_dist = 0.111	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1455146 n_act=191929 n_pre=191913 n_req=288142 n_req_1=71977 n_req_2=216165 n_req_3=0 n_rd=532636 n_write=45879 bw_util=0.4621 bw_util_1=0.1076 bw_util_2=0.3545 bw_util_3=0 blp=5.255871 blp_1= 2.015324 blp_2= 3.788088 blp_3= -nan
 n_activity=2249255 dram_eff=0.4967 dram_eff_1=0.1157 dram_eff_2=0.381 dram_eff_3=0
bk0: 29568a 1873436i bk1: 29386a 1868770i bk2: 29646a 1847885i bk3: 29800a 1826442i bk4: 35310a 1495474i bk5: 35332a 1482848i bk6: 36430a 1615070i bk7: 36516a 1603472i bk8: 36890a 1609637i bk9: 36528a 1618763i bk10: 36772a 1618820i bk11: 36678a 1612223i bk12: 31854a 1825541i bk13: 31788a 1820116i bk14: 30160a 1842597i bk15: 29978a 1830882i 
bw_dist = 0.108	0.354	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.72979
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1453301 n_act=192025 n_pre=192009 n_req=288956 n_req_1=73268 n_req_2=215688 n_req_3=0 n_rd=533631 n_write=46537 bw_util=0.4631 bw_util_1=0.1094 bw_util_2=0.3537 bw_util_3=0 blp=5.359569 blp_1= 2.054839 blp_2= 3.830899 blp_3= -nan
 n_activity=2248186 dram_eff=0.498 dram_eff_1=0.1176 dram_eff_2=0.3804 dram_eff_3=0
bk0: 29492a 1864616i bk1: 29158a 1868549i bk2: 29726a 1829154i bk3: 29914a 1820997i bk4: 35322a 1467497i bk5: 35435a 1466459i bk6: 36338a 1607760i bk7: 36560a 1591920i bk8: 37048a 1588783i bk9: 36846a 1585186i bk10: 36274a 1612667i bk11: 36240a 1607876i bk12: 32460a 1816874i bk13: 32154a 1817838i bk14: 30384a 1823318i bk15: 30280a 1819381i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.24369
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1450959 n_act=192622 n_pre=192606 n_req=289615 n_req_1=73334 n_req_2=216281 n_req_3=0 n_rd=534388 n_write=46928 bw_util=0.464 bw_util_1=0.1094 bw_util_2=0.3547 bw_util_3=0 blp=5.243991 blp_1= 2.024258 blp_2= 3.763470 blp_3= -nan
 n_activity=2260059 dram_eff=0.4964 dram_eff_1=0.117 dram_eff_2=0.3794 dram_eff_3=0
bk0: 29310a 1877245i bk1: 29308a 1871258i bk2: 29736a 1842752i bk3: 29480a 1839511i bk4: 35674a 1483546i bk5: 35810a 1475761i bk6: 36478a 1624473i bk7: 36536a 1598942i bk8: 37104a 1608475i bk9: 37264a 1588635i bk10: 36872a 1609052i bk11: 36542a 1606276i bk12: 32132a 1828190i bk13: 31856a 1832470i bk14: 30332a 1835971i bk15: 29954a 1836033i 
bw_dist = 0.109	0.355	0.000	0.471	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.83738
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1452252 n_act=192022 n_pre=192007 n_req=289462 n_req_1=73924 n_req_2=215538 n_req_3=0 n_rd=534694 n_write=46528 bw_util=0.464 bw_util_1=0.1105 bw_util_2=0.3535 bw_util_3=0 blp=5.358711 blp_1= 2.062027 blp_2= 3.823629 blp_3= -nan
 n_activity=2245001 dram_eff=0.4997 dram_eff_1=0.119 dram_eff_2=0.3807 dram_eff_3=0
bk0: 29426a 1865063i bk1: 29390a 1861459i bk2: 29898a 1826924i bk3: 29728a 1823884i bk4: 35646a 1471682i bk5: 35814a 1462418i bk6: 36578a 1603893i bk7: 36460a 1583001i bk8: 36732a 1598309i bk9: 36772a 1598841i bk10: 36538a 1616362i bk11: 36144a 1612880i bk12: 32544a 1806612i bk13: 32038a 1829669i bk14: 30490a 1824929i bk15: 30496a 1816101i 
bw_dist = 0.111	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32518
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1450050 n_act=192584 n_pre=192568 n_req=290121 n_req_1=73887 n_req_2=216234 n_req_3=0 n_rd=535074 n_write=47227 bw_util=0.4647 bw_util_1=0.1101 bw_util_2=0.3546 bw_util_3=0 blp=5.289607 blp_1= 2.048657 blp_2= 3.781289 blp_3= -nan
 n_activity=2255069 dram_eff=0.4982 dram_eff_1=0.1181 dram_eff_2=0.3801 dram_eff_3=0
bk0: 29358a 1879716i bk1: 29634a 1862921i bk2: 29794a 1838183i bk3: 29668a 1830019i bk4: 35632a 1470225i bk5: 35884a 1467672i bk6: 36588a 1607397i bk7: 36392a 1597550i bk8: 36966a 1616870i bk9: 37268a 1589240i bk10: 37188a 1598888i bk11: 36822a 1597560i bk12: 31994a 1823035i bk13: 31794a 1831797i bk14: 30018a 1841921i bk15: 30074a 1827470i 
bw_dist = 0.110	0.355	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 269744, Miss = 133976, Miss_rate = 0.497, Pending_hits = 3865, Reservation_fails = 72891
L2_cache_bank[1]: Access = 268892, Miss = 133404, Miss_rate = 0.496, Pending_hits = 3786, Reservation_fails = 71009
L2_cache_bank[2]: Access = 265839, Miss = 133317, Miss_rate = 0.501, Pending_hits = 3765, Reservation_fails = 45774
L2_cache_bank[3]: Access = 266044, Miss = 133006, Miss_rate = 0.500, Pending_hits = 3766, Reservation_fails = 47252
L2_cache_bank[4]: Access = 269721, Miss = 133523, Miss_rate = 0.495, Pending_hits = 3752, Reservation_fails = 62015
L2_cache_bank[5]: Access = 271935, Miss = 133295, Miss_rate = 0.490, Pending_hits = 3797, Reservation_fails = 75432
L2_cache_bank[6]: Access = 265215, Miss = 133825, Miss_rate = 0.505, Pending_hits = 3811, Reservation_fails = 42148
L2_cache_bank[7]: Access = 266670, Miss = 133376, Miss_rate = 0.500, Pending_hits = 3661, Reservation_fails = 56407
L2_cache_bank[8]: Access = 269210, Miss = 133933, Miss_rate = 0.498, Pending_hits = 3843, Reservation_fails = 75145
L2_cache_bank[9]: Access = 270712, Miss = 133430, Miss_rate = 0.493, Pending_hits = 3925, Reservation_fails = 79799
L2_cache_bank[10]: Access = 265322, Miss = 133771, Miss_rate = 0.504, Pending_hits = 3730, Reservation_fails = 45664
L2_cache_bank[11]: Access = 268164, Miss = 133770, Miss_rate = 0.499, Pending_hits = 3924, Reservation_fails = 55880
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269744, Miss = 133976 (0.497), PendingHit = 3865 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 268892, Miss = 133404 (0.496), PendingHit = 3786 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265839, Miss = 133317 (0.501), PendingHit = 3765 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266044, Miss = 133006 (0.5), PendingHit = 3766 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269721, Miss = 133523 (0.495), PendingHit = 3752 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271935, Miss = 133295 (0.49), PendingHit = 3797 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265215, Miss = 133825 (0.505), PendingHit = 3811 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266670, Miss = 133376 (0.5), PendingHit = 3661 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269210, Miss = 133933 (0.498), PendingHit = 3843 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270712, Miss = 133430 (0.493), PendingHit = 3925 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265322, Miss = 133771 (0.504), PendingHit = 3730 (0.0141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 268164, Miss = 133770 (0.499), PendingHit = 3924 (0.0146)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.497
Stream 1: Accesses  = 1726670
Stream 1: Misses  = 861105
Stream 2: Accesses  = 1490798
Stream 2: Misses  = 741521
Stream 1+2: Accesses  = 3217468
Stream 1+2: Misses  = 1602626
Total Accesses  = 3217468
MPKI-CORES
CORE_L2MPKI_0	41.903
CORE_L2MPKI_1	45.543
CORE_L2MPKI_2	41.767
CORE_L2MPKI_3	45.151
CORE_L2MPKI_4	41.323
CORE_L2MPKI_5	42.689
CORE_L2MPKI_6	42.743
CORE_L2MPKI_7	43.814
CORE_L2MPKI_8	41.854
CORE_L2MPKI_9	45.230
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.623
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.588
CORE_L2MPKI_16	2.562
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.567
CORE_L2MPKI_19	2.575
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.588
CORE_L2MPKI_22	2.556
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.590
CORE_L2MPKI_26	2.567
CORE_L2MPKI_27	2.636
CORE_L2MPKI_28	2.586
CORE_L2MPKI_29	2.597
CORE_L2MPKI_30	2.543
CORE_L2MPKI_31	2.590
CORE_L2MPKI_32	2.560
CORE_L2MPKI_33	2.553
CORE_L2MPKI_34	2.592
CORE_L2MPKI_35	2.678
CORE_L2MPKI_36	2.581
CORE_L2MPKI_37	2.549
CORE_L2MPKI_38	2.537
CORE_L2MPKI_39	2.601
CORE_L2MPKI_40	2.596
CORE_L2MPKI_41	2.589
CORE_L2MPKI_42	2.565
CORE_L2MPKI_43	2.556
CORE_L2MPKI_44	2.628
CORE_L2MPKI_45	2.619
CORE_L2MPKI_46	2.528
CORE_L2MPKI_47	2.565
CORE_L2MPKI_48	2.614
CORE_L2MPKI_49	2.602
CORE_L2MPKI_50	2.559
CORE_L2MPKI_51	2.588
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.613
CORE_L2MPKI_54	2.526
CORE_L2MPKI_55	2.605
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.587
CORE_L2MPKI_58	2.546
CORE_L2MPKI_59	2.519
Avg_MPKI_Stream1= 16.127
Avg_MPKI_Stream2= 2.575
MISSES-CORES
CORE_MISSES_0	35364
CORE_MISSES_1	36197
CORE_MISSES_2	35147
CORE_MISSES_3	35644
CORE_MISSES_4	35573
CORE_MISSES_5	34012
CORE_MISSES_6	35805
CORE_MISSES_7	35441
CORE_MISSES_8	34454
CORE_MISSES_9	34843
CORE_MISSES_10	25430
CORE_MISSES_11	26372
CORE_MISSES_12	26186
CORE_MISSES_13	24550
CORE_MISSES_14	25280
CORE_MISSES_15	25520
CORE_MISSES_16	24040
CORE_MISSES_17	25528
CORE_MISSES_18	24266
CORE_MISSES_19	25165
CORE_MISSES_20	24555
CORE_MISSES_21	25453
CORE_MISSES_22	24639
CORE_MISSES_23	26755
CORE_MISSES_24	25322
CORE_MISSES_25	25508
CORE_MISSES_26	25963
CORE_MISSES_27	26734
CORE_MISSES_28	25795
CORE_MISSES_29	25564
CORE_MISSES_30	24592
CORE_MISSES_31	24820
CORE_MISSES_32	24913
CORE_MISSES_33	23611
CORE_MISSES_34	24029
CORE_MISSES_35	24784
CORE_MISSES_36	25011
CORE_MISSES_37	24943
CORE_MISSES_38	24970
CORE_MISSES_39	24011
CORE_MISSES_40	24794
CORE_MISSES_41	24415
CORE_MISSES_42	25692
CORE_MISSES_43	25061
CORE_MISSES_44	25072
CORE_MISSES_45	23748
CORE_MISSES_46	25671
CORE_MISSES_47	25642
CORE_MISSES_48	25112
CORE_MISSES_49	24660
CORE_MISSES_50	24976
CORE_MISSES_51	24755
CORE_MISSES_52	24975
CORE_MISSES_53	24163
CORE_MISSES_54	24752
CORE_MISSES_55	24720
CORE_MISSES_56	25109
CORE_MISSES_57	23632
CORE_MISSES_58	24815
CORE_MISSES_59	24073
L2_MISSES = 1602626
L2_total_cache_accesses = 3217468
L2_total_cache_misses = 1602626
L2_total_cache_miss_rate = 0.4981
L2_total_cache_pending_hits = 45625
L2_total_cache_reservation_fails = 729416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 289553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1334867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 533034
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5222
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 780
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 856
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1127194
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33839
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 142412
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 130027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50995
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4246
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7391
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14967008
icnt_total_pkts_simt_to_mem=3611700
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.3805
gpu_ipc_2 =     263.9011
gpu_tot_sim_cycle_stream_1 = 1831435
gpu_tot_sim_cycle_stream_2 = 1829362
gpu_sim_insn_1 = 9854065
gpu_sim_insn_2 = 482770672
gpu_sim_cycle = 1831442
gpu_sim_insn = 492624737
gpu_ipc =     268.9819
gpu_tot_sim_cycle = 1831442
gpu_tot_sim_insn = 492624737
gpu_tot_ipc =     268.9819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9955193
gpu_stall_icnt2sh    = 16140277
gpu_total_sim_rate=198799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8526605
	L1I_total_cache_misses = 33587
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 95252, Miss = 76795, Miss_rate = 0.806, Pending_hits = 5777, Reservation_fails = 1644825
	L1D_cache_core[1]: Access = 96548, Miss = 77624, Miss_rate = 0.804, Pending_hits = 6001, Reservation_fails = 1650549
	L1D_cache_core[2]: Access = 93547, Miss = 75558, Miss_rate = 0.808, Pending_hits = 5698, Reservation_fails = 1627253
	L1D_cache_core[3]: Access = 92891, Miss = 75367, Miss_rate = 0.811, Pending_hits = 5751, Reservation_fails = 1637506
	L1D_cache_core[4]: Access = 95844, Miss = 76679, Miss_rate = 0.800, Pending_hits = 5909, Reservation_fails = 1648181
	L1D_cache_core[5]: Access = 90654, Miss = 73311, Miss_rate = 0.809, Pending_hits = 5746, Reservation_fails = 1608525
	L1D_cache_core[6]: Access = 94868, Miss = 76543, Miss_rate = 0.807, Pending_hits = 5800, Reservation_fails = 1658060
	L1D_cache_core[7]: Access = 95835, Miss = 77095, Miss_rate = 0.804, Pending_hits = 5879, Reservation_fails = 1645582
	L1D_cache_core[8]: Access = 91569, Miss = 73864, Miss_rate = 0.807, Pending_hits = 5699, Reservation_fails = 1614300
	L1D_cache_core[9]: Access = 91685, Miss = 74188, Miss_rate = 0.809, Pending_hits = 5489, Reservation_fails = 1618877
	L1D_cache_core[10]: Access = 23963, Miss = 23094, Miss_rate = 0.964, Pending_hits = 174, Reservation_fails = 36620
	L1D_cache_core[11]: Access = 24644, Miss = 23982, Miss_rate = 0.973, Pending_hits = 113, Reservation_fails = 29745
	L1D_cache_core[12]: Access = 25912, Miss = 24335, Miss_rate = 0.939, Pending_hits = 220, Reservation_fails = 38568
	L1D_cache_core[13]: Access = 24084, Miss = 23045, Miss_rate = 0.957, Pending_hits = 143, Reservation_fails = 43262
	L1D_cache_core[14]: Access = 24274, Miss = 23398, Miss_rate = 0.964, Pending_hits = 182, Reservation_fails = 36285
	L1D_cache_core[15]: Access = 24821, Miss = 23848, Miss_rate = 0.961, Pending_hits = 101, Reservation_fails = 34329
	L1D_cache_core[16]: Access = 23894, Miss = 22760, Miss_rate = 0.953, Pending_hits = 200, Reservation_fails = 40867
	L1D_cache_core[17]: Access = 24358, Miss = 23495, Miss_rate = 0.965, Pending_hits = 128, Reservation_fails = 32296
	L1D_cache_core[18]: Access = 23128, Miss = 22473, Miss_rate = 0.972, Pending_hits = 168, Reservation_fails = 32642
	L1D_cache_core[19]: Access = 24288, Miss = 23441, Miss_rate = 0.965, Pending_hits = 133, Reservation_fails = 33926
	L1D_cache_core[20]: Access = 22901, Miss = 22662, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 27424
	L1D_cache_core[21]: Access = 23100, Miss = 23018, Miss_rate = 0.996, Pending_hits = 60, Reservation_fails = 20249
	L1D_cache_core[22]: Access = 22871, Miss = 22575, Miss_rate = 0.987, Pending_hits = 120, Reservation_fails = 25946
	L1D_cache_core[23]: Access = 24043, Miss = 23984, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 16158
	L1D_cache_core[24]: Access = 23081, Miss = 22915, Miss_rate = 0.993, Pending_hits = 114, Reservation_fails = 23387
	L1D_cache_core[25]: Access = 23117, Miss = 23075, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 21779
	L1D_cache_core[26]: Access = 23806, Miss = 23644, Miss_rate = 0.993, Pending_hits = 96, Reservation_fails = 19576
	L1D_cache_core[27]: Access = 23883, Miss = 23805, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 20050
	L1D_cache_core[28]: Access = 23427, Miss = 23299, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 23321
	L1D_cache_core[29]: Access = 23131, Miss = 23056, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23271
	L1D_cache_core[30]: Access = 22675, Miss = 22675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20464
	L1D_cache_core[31]: Access = 22505, Miss = 22505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23749
	L1D_cache_core[32]: Access = 22854, Miss = 22854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26898
	L1D_cache_core[33]: Access = 21724, Miss = 21724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28874
	L1D_cache_core[34]: Access = 21744, Miss = 21744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24848
	L1D_cache_core[35]: Access = 21835, Miss = 21835, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30209
	L1D_cache_core[36]: Access = 22746, Miss = 22746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18781
	L1D_cache_core[37]: Access = 23011, Miss = 23011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23138
	L1D_cache_core[38]: Access = 23126, Miss = 23126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21947
	L1D_cache_core[39]: Access = 21701, Miss = 21701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28048
	L1D_cache_core[40]: Access = 22517, Miss = 22517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25576
	L1D_cache_core[41]: Access = 22245, Miss = 22245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28253
	L1D_cache_core[42]: Access = 23550, Miss = 23550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16072
	L1D_cache_core[43]: Access = 23105, Miss = 23105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23794
	L1D_cache_core[44]: Access = 22387, Miss = 22387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21781
	L1D_cache_core[45]: Access = 21391, Miss = 21391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27968
	L1D_cache_core[46]: Access = 23829, Miss = 23829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12627
	L1D_cache_core[47]: Access = 23479, Miss = 23479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17285
	L1D_cache_core[48]: Access = 22635, Miss = 22635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19994
	L1D_cache_core[49]: Access = 22235, Miss = 22235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24119
	L1D_cache_core[50]: Access = 22939, Miss = 22939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22007
	L1D_cache_core[51]: Access = 22407, Miss = 22407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19867
	L1D_cache_core[52]: Access = 23393, Miss = 23393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18958
	L1D_cache_core[53]: Access = 21777, Miss = 21777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25260
	L1D_cache_core[54]: Access = 22967, Miss = 22967, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15590
	L1D_cache_core[55]: Access = 22401, Miss = 22401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26482
	L1D_cache_core[56]: Access = 23089, Miss = 23089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18107
	L1D_cache_core[57]: Access = 21447, Miss = 21447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23498
	L1D_cache_core[58]: Access = 22893, Miss = 22893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18542
	L1D_cache_core[59]: Access = 22484, Miss = 22484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24320
	L1D_total_cache_accesses = 2092510
	L1D_total_cache_misses = 1900019
	L1D_total_cache_miss_rate = 0.9080
	L1D_total_cache_pending_hits = 60049
	L1D_total_cache_reservation_fails = 17610415
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 805832
	L1C_total_cache_misses = 10887
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1303445
	L1T_total_cache_miss_rate = 0.3773
	L1T_total_cache_pending_hits = 2151115
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1626173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14798540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 794945
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10887
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2151115
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1303445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2811875
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8493018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33587
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2835, 2021, 2010, 2036, 2006, 2425, 2021, 2410, 2481, 2019, 1980, 2866, 2021, 1418, 2036, 2314, 2006, 1727, 1958, 2096, 2049, 2080, 1967, 2002, 2034, 1605, 2051, 1589, 2021, 1565, 2036, 1569, 2047, 1470, 2015, 1556, 2455, 1552, 1519, 1552, 2399, 1580, 1944, 1984, 1865, 1567, 1787, 1973, 
gpgpu_n_tot_thrd_icount = 521391840
gpgpu_n_tot_w_icount = 16293495
gpgpu_n_stall_shd_mem = 33032810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1626172
gpgpu_n_mem_write_global = 276553
gpgpu_n_mem_texture = 1303445
gpgpu_n_mem_const = 6858
gpgpu_n_load_insn  = 35357106
gpgpu_n_store_insn = 1369001
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 6123656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18355263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40704138	W0_Idle:11130169	W0_Scoreboard:151480609	W1:178316	W2:146700	W3:147946	W4:116479	W5:82858	W6:40944	W7:21364	W8:7647	W9:3015	W10:1250	W11:973	W12:906	W13:726	W14:1096	W15:916	W16:1535	W17:2523	W18:3249	W19:7982	W20:8887	W21:16132	W22:20470	W23:20711	W24:22433	W25:23094	W26:16633	W27:10045	W28:4483	W29:1767	W30:776	W31:0	W32:15381748
Warp Occupancy Distribution:
Stall:34247490	W0_Idle:6108617	W0_Scoreboard:62230174	W1:178316	W2:146700	W3:147946	W4:116479	W5:82858	W6:40944	W7:21364	W8:7647	W9:3015	W10:1250	W11:973	W12:906	W13:726	W14:1096	W15:916	W16:1535	W17:2523	W18:3249	W19:7982	W20:8887	W21:16132	W22:20470	W23:20711	W24:22433	W25:23094	W26:16633	W27:10045	W28:4483	W29:1767	W30:776	W31:0	W32:6283827
Warp Occupancy Distribution:
Stall:6456648	W0_Idle:5021552	W0_Scoreboard:89250435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9097921
warp_utilization0: 0.074194
warp_utilization1: 0.065545
warp_utilization2: 0.082839
traffic_breakdown_coretomem[CONST_ACC_R] = 54864 {8:6858,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13009376 {8:1626172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14819848 {40:230522,72:10332,136:35699,}
traffic_breakdown_coretomem[INST_ACC_R] = 37520 {8:4690,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10427560 {8:1303445,}
traffic_breakdown_memtocore[CONST_ACC_R] = 493776 {72:6858,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221116280 {136:1625855,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2211872 {8:276484,}
traffic_breakdown_memtocore[INST_ACC_R] = 637840 {136:4690,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 177268520 {136:1303445,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 630 
averagemflatency_1 = 672 
averagemflatency_2= 581 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1831441 
mrq_lat_table:781719 	35131 	42087 	87014 	242892 	253861 	213928 	112492 	25731 	2146 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9016 	32527 	78966 	226384 	977915 	1489609 	391801 	6353 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	410011 	119484 	169344 	322570 	563127 	807096 	713672 	110048 	2281 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	104789 	2546571 	280699 	4088 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	87640 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	416 	3240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        20        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        20        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        20        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        24        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544027  1.516697  1.560254  1.547370  1.676859  1.683856  1.539201  1.538328  1.602731  1.598925  1.583403  1.579303  1.461954  1.481491  1.508200  1.492376 
dram[1]:  1.525114  1.537496  1.567578  1.545871  1.649077  1.631637  1.551082  1.532691  1.591888  1.583003  1.570230  1.581807  1.464140  1.457011  1.511293  1.488243 
dram[2]:  1.514550  1.534661  1.561358  1.545749  1.675264  1.657484  1.549340  1.539736  1.585919  1.599096  1.575721  1.576454  1.486359  1.470945  1.486527  1.494058 
dram[3]:  1.516974  1.528073  1.540376  1.562128  1.656912  1.662697  1.527554  1.553746  1.601692  1.594071  1.573415  1.581367  1.479797  1.459101  1.481652  1.507606 
dram[4]:  1.519462  1.522275  1.546225  1.562476  1.701144  1.667408  1.546487  1.557515  1.589474  1.582231  1.573642  1.586946  1.473961  1.469606  1.489930  1.502134 
dram[5]:  1.527542  1.516930  1.551054  1.542562  1.684460  1.663459  1.541608  1.529544  1.602196  1.597129  1.587269  1.588020  1.467775  1.470535  1.504632  1.501201 
average row locality = 1797008/1153231 = 1.558238
average row locality_1 = 1039226/629289 = 1.651429
average row locality_2 = 757782/523942 = 1.446309
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14765     14690     14918     14866     17733     17757     18341     18125     18506     18340     18148     18241     16235     16204     15329     15178 
dram[1]:     14784     14693     14823     14900     17655     17666     18215     18258     18445     18264     18386     18339     15927     15894     15080     14989 
dram[2]:     14746     14579     14863     14957     17661     17719     18169     18280     18524     18423     18137     18120     16230     16077     15192     15140 
dram[3]:     14655     14654     14868     14740     17837     17905     18239     18268     18552     18632     18436     18271     16066     15928     15166     14977 
dram[4]:     14713     14695     14949     14865     17823     17908     18289     18230     18366     18386     18269     18072     16272     16019     15245     15249 
dram[5]:     14679     14817     14897     14834     17816     17942     18294     18196     18483     18634     18594     18411     15997     15897     15009     15037 
total reads: 1602592
bank skew: 18634/14579 = 1.28
chip skew: 267537/266318 = 1.00
number of total write accesses:
dram[0]:       964       979      1279      1287      4643      4742      2312      2284      3211      3076      2707      2819       538       525       581       580 
dram[1]:       975       991      1287      1293      4596      4397      2357      2277      3141      2896      2754      2650       527       493       577       581 
dram[2]:       972       984      1283      1278      4749      4484      2383      2257      3303      3160      2735      2675       496       402       586       576 
dram[3]:       985       995      1289      1289      4697      4573      2218      2431      3223      3253      2835      2777       524       376       581       583 
dram[4]:       980       989      1291      1291      4775      4578      2403      2351      3138      3020      2758      2644       540       348       587       588 
dram[5]:       989       997      1296      1312      4904      4533      2436      2280      3113      3170      2950      2851       514       348       582       592 
total reads: 194419
bank skew: 4904/348 = 14.09
chip skew: 32867/31792 = 1.03
average mf latency per bank:
dram[0]:        757       742       884       865      1252      1257      1768      1773      1274      1288      1194      1182      1045      1023       821       802
dram[1]:        703       686       812       826      1161      1255      1656      1683      1219      1244      1097      1101       934       933       722       723
dram[2]:        733       759       848       900      1237      1355      1739      1822      1260      1310      1192      1227      1033      1262       801       827
dram[3]:        681       715       786       834      1150      1255      1631      1692      1185      1235      1080      1099       905       942       716       729
dram[4]:        759       765       881       906      1259      1355      1771      1808      1305      1317      1217      1207      1067      1056       826       832
dram[5]:        670       724       795       860      1158      1292      1629      1741      1214      1247      1081      1105       908       941       709       737
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      3853      4179      4095      4474      4836      4149      4998      3528      4224      3725      4319
dram[1]:       4545      3956      4179      4585      3954      3904      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3636      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1451925 n_act=192051 n_pre=192035 n_req=289792 n_req_1=74203 n_req_2=215589 n_req_3=0 n_rd=534750 n_write=46742 bw_util=0.4643 bw_util_1=0.1107 bw_util_2=0.3536 bw_util_3=0 blp=5.342517 blp_1= 2.075213 blp_2= 3.813656 blp_3= -nan
 n_activity=2251408 dram_eff=0.4986 dram_eff_1=0.1189 dram_eff_2=0.3797 dram_eff_3=0
bk0: 29530a 1873874i bk1: 29380a 1864619i bk2: 29836a 1830474i bk3: 29732a 1826144i bk4: 35466a 1480233i bk5: 35512a 1454311i bk6: 36682a 1603971i bk7: 36250a 1595858i bk8: 37012a 1598133i bk9: 36680a 1606152i bk10: 36296a 1619906i bk11: 36482a 1597744i bk12: 32470a 1805621i bk13: 32408a 1809958i bk14: 30658a 1825507i bk15: 30356a 1815690i 
bw_dist = 0.111	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1455146 n_act=191929 n_pre=191913 n_req=288142 n_req_1=71977 n_req_2=216165 n_req_3=0 n_rd=532636 n_write=45879 bw_util=0.4621 bw_util_1=0.1076 bw_util_2=0.3545 bw_util_3=0 blp=5.255871 blp_1= 2.015324 blp_2= 3.788088 blp_3= -nan
 n_activity=2249255 dram_eff=0.4967 dram_eff_1=0.1157 dram_eff_2=0.381 dram_eff_3=0
bk0: 29568a 1873436i bk1: 29386a 1868770i bk2: 29646a 1847885i bk3: 29800a 1826442i bk4: 35310a 1495474i bk5: 35332a 1482848i bk6: 36430a 1615070i bk7: 36516a 1603472i bk8: 36890a 1609637i bk9: 36528a 1618763i bk10: 36772a 1618820i bk11: 36678a 1612223i bk12: 31854a 1825541i bk13: 31788a 1820116i bk14: 30160a 1842597i bk15: 29978a 1830882i 
bw_dist = 0.108	0.354	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.72979
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1453301 n_act=192025 n_pre=192009 n_req=288956 n_req_1=73268 n_req_2=215688 n_req_3=0 n_rd=533631 n_write=46537 bw_util=0.4631 bw_util_1=0.1094 bw_util_2=0.3537 bw_util_3=0 blp=5.359569 blp_1= 2.054839 blp_2= 3.830899 blp_3= -nan
 n_activity=2248186 dram_eff=0.498 dram_eff_1=0.1176 dram_eff_2=0.3804 dram_eff_3=0
bk0: 29492a 1864616i bk1: 29158a 1868549i bk2: 29726a 1829154i bk3: 29914a 1820997i bk4: 35322a 1467497i bk5: 35435a 1466459i bk6: 36338a 1607760i bk7: 36560a 1591920i bk8: 37048a 1588783i bk9: 36846a 1585186i bk10: 36274a 1612667i bk11: 36240a 1607876i bk12: 32460a 1816874i bk13: 32154a 1817838i bk14: 30384a 1823318i bk15: 30280a 1819381i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.24369
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1450959 n_act=192622 n_pre=192606 n_req=289615 n_req_1=73334 n_req_2=216281 n_req_3=0 n_rd=534388 n_write=46928 bw_util=0.464 bw_util_1=0.1094 bw_util_2=0.3547 bw_util_3=0 blp=5.243991 blp_1= 2.024258 blp_2= 3.763470 blp_3= -nan
 n_activity=2260059 dram_eff=0.4964 dram_eff_1=0.117 dram_eff_2=0.3794 dram_eff_3=0
bk0: 29310a 1877245i bk1: 29308a 1871258i bk2: 29736a 1842752i bk3: 29480a 1839511i bk4: 35674a 1483546i bk5: 35810a 1475761i bk6: 36478a 1624473i bk7: 36536a 1598942i bk8: 37104a 1608475i bk9: 37264a 1588635i bk10: 36872a 1609052i bk11: 36542a 1606276i bk12: 32132a 1828190i bk13: 31856a 1832470i bk14: 30332a 1835971i bk15: 29954a 1836033i 
bw_dist = 0.109	0.355	0.000	0.471	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.83738
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1452252 n_act=192022 n_pre=192007 n_req=289462 n_req_1=73924 n_req_2=215538 n_req_3=0 n_rd=534694 n_write=46528 bw_util=0.464 bw_util_1=0.1105 bw_util_2=0.3535 bw_util_3=0 blp=5.358711 blp_1= 2.062027 blp_2= 3.823629 blp_3= -nan
 n_activity=2245001 dram_eff=0.4997 dram_eff_1=0.119 dram_eff_2=0.3807 dram_eff_3=0
bk0: 29426a 1865063i bk1: 29390a 1861459i bk2: 29898a 1826924i bk3: 29728a 1823884i bk4: 35646a 1471682i bk5: 35814a 1462418i bk6: 36578a 1603893i bk7: 36460a 1583001i bk8: 36732a 1598309i bk9: 36772a 1598841i bk10: 36538a 1616362i bk11: 36144a 1612880i bk12: 32544a 1806612i bk13: 32038a 1829669i bk14: 30490a 1824929i bk15: 30496a 1816101i 
bw_dist = 0.111	0.354	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32518
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417503 n_nop=1450050 n_act=192584 n_pre=192568 n_req=290121 n_req_1=73887 n_req_2=216234 n_req_3=0 n_rd=535074 n_write=47227 bw_util=0.4647 bw_util_1=0.1101 bw_util_2=0.3546 bw_util_3=0 blp=5.289607 blp_1= 2.048657 blp_2= 3.781289 blp_3= -nan
 n_activity=2255069 dram_eff=0.4982 dram_eff_1=0.1181 dram_eff_2=0.3801 dram_eff_3=0
bk0: 29358a 1879716i bk1: 29634a 1862921i bk2: 29794a 1838183i bk3: 29668a 1830019i bk4: 35632a 1470225i bk5: 35884a 1467672i bk6: 36588a 1607397i bk7: 36392a 1597550i bk8: 36966a 1616870i bk9: 37268a 1589240i bk10: 37188a 1598888i bk11: 36822a 1597560i bk12: 31994a 1823035i bk13: 31794a 1831797i bk14: 30018a 1841921i bk15: 30074a 1827470i 
bw_dist = 0.110	0.355	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 269744, Miss = 133976, Miss_rate = 0.497, Pending_hits = 3865, Reservation_fails = 72891
L2_cache_bank[1]: Access = 268892, Miss = 133404, Miss_rate = 0.496, Pending_hits = 3786, Reservation_fails = 71009
L2_cache_bank[2]: Access = 265839, Miss = 133317, Miss_rate = 0.501, Pending_hits = 3765, Reservation_fails = 45774
L2_cache_bank[3]: Access = 266044, Miss = 133006, Miss_rate = 0.500, Pending_hits = 3766, Reservation_fails = 47252
L2_cache_bank[4]: Access = 269721, Miss = 133523, Miss_rate = 0.495, Pending_hits = 3752, Reservation_fails = 62015
L2_cache_bank[5]: Access = 271935, Miss = 133295, Miss_rate = 0.490, Pending_hits = 3797, Reservation_fails = 75432
L2_cache_bank[6]: Access = 265215, Miss = 133825, Miss_rate = 0.505, Pending_hits = 3811, Reservation_fails = 42148
L2_cache_bank[7]: Access = 266670, Miss = 133376, Miss_rate = 0.500, Pending_hits = 3661, Reservation_fails = 56407
L2_cache_bank[8]: Access = 269210, Miss = 133933, Miss_rate = 0.498, Pending_hits = 3843, Reservation_fails = 75145
L2_cache_bank[9]: Access = 270712, Miss = 133430, Miss_rate = 0.493, Pending_hits = 3925, Reservation_fails = 79799
L2_cache_bank[10]: Access = 265322, Miss = 133771, Miss_rate = 0.504, Pending_hits = 3730, Reservation_fails = 45664
L2_cache_bank[11]: Access = 268164, Miss = 133770, Miss_rate = 0.499, Pending_hits = 3924, Reservation_fails = 55880
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269744, Miss = 133976 (0.497), PendingHit = 3865 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 268892, Miss = 133404 (0.496), PendingHit = 3786 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265839, Miss = 133317 (0.501), PendingHit = 3765 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266044, Miss = 133006 (0.5), PendingHit = 3766 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269721, Miss = 133523 (0.495), PendingHit = 3752 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271935, Miss = 133295 (0.49), PendingHit = 3797 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265215, Miss = 133825 (0.505), PendingHit = 3811 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266670, Miss = 133376 (0.5), PendingHit = 3661 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269210, Miss = 133933 (0.498), PendingHit = 3843 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270712, Miss = 133430 (0.493), PendingHit = 3925 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265322, Miss = 133771 (0.504), PendingHit = 3730 (0.0141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 268164, Miss = 133770 (0.499), PendingHit = 3924 (0.0146)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.497
Stream 1: Accesses  = 1726670
Stream 1: Misses  = 861105
Stream 2: Accesses  = 1490798
Stream 2: Misses  = 741521
Stream 1+2: Accesses  = 3217468
Stream 1+2: Misses  = 1602626
Total Accesses  = 3217468
MPKI-CORES
CORE_L2MPKI_0	41.903
CORE_L2MPKI_1	45.543
CORE_L2MPKI_2	41.767
CORE_L2MPKI_3	45.151
CORE_L2MPKI_4	41.323
CORE_L2MPKI_5	42.689
CORE_L2MPKI_6	42.743
CORE_L2MPKI_7	43.814
CORE_L2MPKI_8	41.854
CORE_L2MPKI_9	45.230
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.623
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.583
CORE_L2MPKI_15	2.588
CORE_L2MPKI_16	2.562
CORE_L2MPKI_17	2.607
CORE_L2MPKI_18	2.567
CORE_L2MPKI_19	2.575
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.588
CORE_L2MPKI_22	2.556
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.576
CORE_L2MPKI_25	2.590
CORE_L2MPKI_26	2.567
CORE_L2MPKI_27	2.636
CORE_L2MPKI_28	2.586
CORE_L2MPKI_29	2.597
CORE_L2MPKI_30	2.543
CORE_L2MPKI_31	2.590
CORE_L2MPKI_32	2.560
CORE_L2MPKI_33	2.553
CORE_L2MPKI_34	2.592
CORE_L2MPKI_35	2.678
CORE_L2MPKI_36	2.581
CORE_L2MPKI_37	2.549
CORE_L2MPKI_38	2.537
CORE_L2MPKI_39	2.601
CORE_L2MPKI_40	2.596
CORE_L2MPKI_41	2.589
CORE_L2MPKI_42	2.565
CORE_L2MPKI_43	2.556
CORE_L2MPKI_44	2.628
CORE_L2MPKI_45	2.619
CORE_L2MPKI_46	2.528
CORE_L2MPKI_47	2.565
CORE_L2MPKI_48	2.614
CORE_L2MPKI_49	2.602
CORE_L2MPKI_50	2.559
CORE_L2MPKI_51	2.588
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.613
CORE_L2MPKI_54	2.526
CORE_L2MPKI_55	2.605
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.587
CORE_L2MPKI_58	2.546
CORE_L2MPKI_59	2.519
Avg_MPKI_Stream1= 16.127
Avg_MPKI_Stream2= 2.575
MISSES-CORES
CORE_MISSES_0	35364
CORE_MISSES_1	36197
CORE_MISSES_2	35147
CORE_MISSES_3	35644
CORE_MISSES_4	35573
CORE_MISSES_5	34012
CORE_MISSES_6	35805
CORE_MISSES_7	35441
CORE_MISSES_8	34454
CORE_MISSES_9	34843
CORE_MISSES_10	25430
CORE_MISSES_11	26372
CORE_MISSES_12	26186
CORE_MISSES_13	24550
CORE_MISSES_14	25280
CORE_MISSES_15	25520
CORE_MISSES_16	24040
CORE_MISSES_17	25528
CORE_MISSES_18	24266
CORE_MISSES_19	25165
CORE_MISSES_20	24555
CORE_MISSES_21	25453
CORE_MISSES_22	24639
CORE_MISSES_23	26755
CORE_MISSES_24	25322
CORE_MISSES_25	25508
CORE_MISSES_26	25963
CORE_MISSES_27	26734
CORE_MISSES_28	25795
CORE_MISSES_29	25564
CORE_MISSES_30	24592
CORE_MISSES_31	24820
CORE_MISSES_32	24913
CORE_MISSES_33	23611
CORE_MISSES_34	24029
CORE_MISSES_35	24784
CORE_MISSES_36	25011
CORE_MISSES_37	24943
CORE_MISSES_38	24970
CORE_MISSES_39	24011
CORE_MISSES_40	24794
CORE_MISSES_41	24415
CORE_MISSES_42	25692
CORE_MISSES_43	25061
CORE_MISSES_44	25072
CORE_MISSES_45	23748
CORE_MISSES_46	25671
CORE_MISSES_47	25642
CORE_MISSES_48	25112
CORE_MISSES_49	24660
CORE_MISSES_50	24976
CORE_MISSES_51	24755
CORE_MISSES_52	24975
CORE_MISSES_53	24163
CORE_MISSES_54	24752
CORE_MISSES_55	24720
CORE_MISSES_56	25109
CORE_MISSES_57	23632
CORE_MISSES_58	24815
CORE_MISSES_59	24073
L2_MISSES = 1602626
L2_total_cache_accesses = 3217468
L2_total_cache_misses = 1602626
L2_total_cache_miss_rate = 0.4981
L2_total_cache_pending_hits = 45625
L2_total_cache_reservation_fails = 729416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 289553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1334867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 533034
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5222
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 780
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 856
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1127194
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33839
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 142412
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 130027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50995
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4246
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7391
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14967008
icnt_total_pkts_simt_to_mem=3611700
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.2864
gpu_ipc_2 =     263.6667
gpu_tot_sim_cycle_stream_1 = 1947744
gpu_tot_sim_cycle_stream_2 = 1945415
gpu_sim_insn_1 = 10296557
gpu_sim_insn_2 = 512941264
gpu_sim_cycle = 1947751
gpu_sim_insn = 523237821
gpu_ipc =     268.6369
gpu_tot_sim_cycle = 1947751
gpu_tot_sim_insn = 523237821
gpu_tot_ipc =     268.6369
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10627719
gpu_stall_icnt2sh    = 17192774
gpu_total_sim_rate=198723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9043400
	L1I_total_cache_misses = 35332
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 101252, Miss = 81798, Miss_rate = 0.808, Pending_hits = 6158, Reservation_fails = 1754783
	L1D_cache_core[1]: Access = 102654, Miss = 82708, Miss_rate = 0.806, Pending_hits = 6328, Reservation_fails = 1760114
	L1D_cache_core[2]: Access = 99758, Miss = 80706, Miss_rate = 0.809, Pending_hits = 6067, Reservation_fails = 1736854
	L1D_cache_core[3]: Access = 98962, Miss = 80432, Miss_rate = 0.813, Pending_hits = 6099, Reservation_fails = 1747436
	L1D_cache_core[4]: Access = 102354, Miss = 82079, Miss_rate = 0.802, Pending_hits = 6264, Reservation_fails = 1757640
	L1D_cache_core[5]: Access = 96588, Miss = 78275, Miss_rate = 0.810, Pending_hits = 6069, Reservation_fails = 1718575
	L1D_cache_core[6]: Access = 101097, Miss = 81688, Miss_rate = 0.808, Pending_hits = 6150, Reservation_fails = 1767667
	L1D_cache_core[7]: Access = 101864, Miss = 82083, Miss_rate = 0.806, Pending_hits = 6264, Reservation_fails = 1755543
	L1D_cache_core[8]: Access = 97829, Miss = 79049, Miss_rate = 0.808, Pending_hits = 6099, Reservation_fails = 1723988
	L1D_cache_core[9]: Access = 97735, Miss = 79188, Miss_rate = 0.810, Pending_hits = 5834, Reservation_fails = 1728838
	L1D_cache_core[10]: Access = 25346, Miss = 24477, Miss_rate = 0.966, Pending_hits = 174, Reservation_fails = 37343
	L1D_cache_core[11]: Access = 26226, Miss = 25564, Miss_rate = 0.975, Pending_hits = 113, Reservation_fails = 31701
	L1D_cache_core[12]: Access = 27234, Miss = 25657, Miss_rate = 0.942, Pending_hits = 220, Reservation_fails = 42556
	L1D_cache_core[13]: Access = 25764, Miss = 24725, Miss_rate = 0.960, Pending_hits = 143, Reservation_fails = 44103
	L1D_cache_core[14]: Access = 25413, Miss = 24537, Miss_rate = 0.966, Pending_hits = 182, Reservation_fails = 38637
	L1D_cache_core[15]: Access = 26369, Miss = 25396, Miss_rate = 0.963, Pending_hits = 101, Reservation_fails = 35020
	L1D_cache_core[16]: Access = 25115, Miss = 23981, Miss_rate = 0.955, Pending_hits = 200, Reservation_fails = 44383
	L1D_cache_core[17]: Access = 25948, Miss = 25085, Miss_rate = 0.967, Pending_hits = 128, Reservation_fails = 32302
	L1D_cache_core[18]: Access = 24393, Miss = 23738, Miss_rate = 0.973, Pending_hits = 168, Reservation_fails = 35030
	L1D_cache_core[19]: Access = 25934, Miss = 25087, Miss_rate = 0.967, Pending_hits = 133, Reservation_fails = 34141
	L1D_cache_core[20]: Access = 24017, Miss = 23778, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 31070
	L1D_cache_core[21]: Access = 24808, Miss = 24726, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 20439
	L1D_cache_core[22]: Access = 24134, Miss = 23838, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 28605
	L1D_cache_core[23]: Access = 25283, Miss = 25224, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 17574
	L1D_cache_core[24]: Access = 24379, Miss = 24213, Miss_rate = 0.993, Pending_hits = 114, Reservation_fails = 26223
	L1D_cache_core[25]: Access = 24834, Miss = 24792, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 22016
	L1D_cache_core[26]: Access = 25009, Miss = 24847, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 22424
	L1D_cache_core[27]: Access = 25394, Miss = 25316, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 21154
	L1D_cache_core[28]: Access = 24655, Miss = 24527, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 25030
	L1D_cache_core[29]: Access = 24840, Miss = 24765, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23514
	L1D_cache_core[30]: Access = 23792, Miss = 23792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22156
	L1D_cache_core[31]: Access = 23994, Miss = 23994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25223
	L1D_cache_core[32]: Access = 24055, Miss = 24055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29446
	L1D_cache_core[33]: Access = 23196, Miss = 23196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29201
	L1D_cache_core[34]: Access = 23041, Miss = 23041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29248
	L1D_cache_core[35]: Access = 23389, Miss = 23389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[36]: Access = 24130, Miss = 24130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20608
	L1D_cache_core[37]: Access = 24298, Miss = 24298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25702
	L1D_cache_core[38]: Access = 24507, Miss = 24507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23778
	L1D_cache_core[39]: Access = 22841, Miss = 22841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30254
	L1D_cache_core[40]: Access = 24070, Miss = 24070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26704
	L1D_cache_core[41]: Access = 23894, Miss = 23894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28321
	L1D_cache_core[42]: Access = 24953, Miss = 24953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16343
	L1D_cache_core[43]: Access = 24501, Miss = 24501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24488
	L1D_cache_core[44]: Access = 23770, Miss = 23770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23447
	L1D_cache_core[45]: Access = 23086, Miss = 23086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28457
	L1D_cache_core[46]: Access = 25211, Miss = 25211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13439
	L1D_cache_core[47]: Access = 25129, Miss = 25129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18206
	L1D_cache_core[48]: Access = 24017, Miss = 24017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21408
	L1D_cache_core[49]: Access = 23877, Miss = 23877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24224
	L1D_cache_core[50]: Access = 24324, Miss = 24324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23881
	L1D_cache_core[51]: Access = 23987, Miss = 23987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20312
	L1D_cache_core[52]: Access = 24712, Miss = 24712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20538
	L1D_cache_core[53]: Access = 23200, Miss = 23200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25891
	L1D_cache_core[54]: Access = 24575, Miss = 24575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15712
	L1D_cache_core[55]: Access = 23765, Miss = 23765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28385
	L1D_cache_core[56]: Access = 24582, Miss = 24582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18918
	L1D_cache_core[57]: Access = 22914, Miss = 22914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24054
	L1D_cache_core[58]: Access = 24010, Miss = 24010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21058
	L1D_cache_core[59]: Access = 23791, Miss = 23791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25540
	L1D_total_cache_accesses = 2224799
	L1D_total_cache_misses = 2021890
	L1D_total_cache_miss_rate = 0.9088
	L1D_total_cache_pending_hits = 63632
	L1D_total_cache_reservation_fails = 18780351
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 853241
	L1C_total_cache_misses = 10986
	L1C_total_cache_miss_rate = 0.0129
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1384246
	L1T_total_cache_miss_rate = 0.3771
	L1T_total_cache_pending_hits = 2286224
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1735134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15886926
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 842255
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10986
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2286224
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1384246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2893425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9008068
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3012, 2025, 2187, 2040, 2166, 2429, 2166, 2414, 2626, 2029, 2121, 2939, 2156, 1554, 2171, 2481, 2006, 1980, 1958, 2337, 2049, 2273, 1967, 2184, 2034, 1794, 2051, 1709, 2021, 1664, 2036, 1651, 2064, 1516, 2021, 1598, 2479, 1578, 1563, 1567, 2453, 1591, 2064, 1995, 1976, 1578, 1954, 1985, 
gpgpu_n_tot_thrd_icount = 553049312
gpgpu_n_tot_w_icount = 17282791
gpgpu_n_stall_shd_mem = 35185528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1735134
gpgpu_n_mem_write_global = 289522
gpgpu_n_mem_texture = 1384246
gpgpu_n_mem_const = 6922
gpgpu_n_load_insn  = 37561001
gpgpu_n_store_insn = 1444924
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 6470958
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19579679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42998623	W0_Idle:11768008	W0_Scoreboard:161312122	W1:181241	W2:150692	W3:151705	W4:119921	W5:85719	W6:42185	W7:22199	W8:8047	W9:3268	W10:1448	W11:1138	W12:1016	W13:836	W14:1254	W15:1045	W16:1708	W17:2638	W18:3570	W19:8487	W20:9876	W21:17211	W22:22675	W23:22660	W24:24722	W25:24825	W26:18499	W27:10645	W28:4842	W29:1943	W30:776	W31:0	W32:16336108
Warp Occupancy Distribution:
Stall:36197340	W0_Idle:6522749	W0_Scoreboard:66335285	W1:181241	W2:150692	W3:151705	W4:119921	W5:85719	W6:42185	W7:22199	W8:8047	W9:3268	W10:1448	W11:1138	W12:1016	W13:836	W14:1254	W15:1045	W16:1708	W17:2638	W18:3570	W19:8487	W20:9876	W21:17211	W22:22675	W23:22660	W24:24722	W25:24825	W26:18499	W27:10645	W28:4842	W29:1943	W30:776	W31:0	W32:6666785
Warp Occupancy Distribution:
Stall:6801283	W0_Idle:5245259	W0_Scoreboard:94976837	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9669323
warp_utilization0: 0.074061
warp_utilization1: 0.065258
warp_utilization2: 0.082861
traffic_breakdown_coretomem[CONST_ACC_R] = 55376 {8:6922,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13881072 {8:1735134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15573424 {40:240613,72:10980,136:37929,}
traffic_breakdown_coretomem[INST_ACC_R] = 39680 {8:4960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11073968 {8:1384246,}
traffic_breakdown_memtocore[CONST_ACC_R] = 498384 {72:6922,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 235934840 {136:1734815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2315680 {8:289460,}
traffic_breakdown_memtocore[INST_ACC_R] = 674560 {136:4960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 188257456 {136:1384246,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 631 
averagemflatency_1 = 672 
averagemflatency_2= 582 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1947750 
mrq_lat_table:830826 	37375 	44746 	92596 	259221 	270640 	227516 	118954 	27136 	2241 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9503 	34308 	83443 	239458 	1036434 	1587137 	418373 	6713 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	434530 	126581 	179506 	342027 	598560 	858464 	761608 	117034 	2403 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	110469 	2712852 	298285 	4366 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	100616 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	435 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        29        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        21        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        21        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544200  1.520945  1.554683  1.545127  1.677503  1.677505  1.538792  1.531652  1.599081  1.591579  1.578490  1.574712  1.470520  1.486417  1.510663  1.497961 
dram[1]:  1.527258  1.539280  1.564252  1.542177  1.653701  1.633494  1.550079  1.533494  1.590229  1.577050  1.566478  1.576455  1.473308  1.463356  1.516945  1.493281 
dram[2]:  1.512855  1.536130  1.560512  1.545259  1.675738  1.657269  1.546452  1.535676  1.580570  1.598505  1.573989  1.572921  1.492115  1.476215  1.492195  1.499110 
dram[3]:  1.516778  1.525931  1.540945  1.559550  1.661675  1.663716  1.525940  1.550945  1.596371  1.590013  1.568253  1.576561  1.482816  1.468489  1.487159  1.511789 
dram[4]:  1.519576  1.521866  1.545609  1.559666  1.704692  1.667716  1.547830  1.553814  1.587985  1.573172  1.569524  1.582130  1.481086  1.475138  1.495108  1.505949 
dram[5]:  1.528359  1.517992  1.550527  1.540221  1.685136  1.663158  1.541634  1.526803  1.601302  1.593430  1.582647  1.583171  1.473339  1.476891  1.510239  1.502068 
average row locality = 1911260/1226788 = 1.557938
average row locality_1 = 1106467/669702 = 1.652178
average row locality_2 = 804793/557086 = 1.444648
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15751     15690     15882     15815     18843     18853     19422     19203     19612     19494     19337     19454     17235     17224     16356     16241 
dram[1]:     15763     15709     15772     15876     18757     18764     19291     19327     19573     19400     19603     19631     17107     17073     16095     16015 
dram[2]:     15728     15569     15821     15903     18770     18794     19246     19354     19677     19576     19361     19326     17211     17082     16266     16193 
dram[3]:     15664     15643     15821     15692     18957     19003     19303     19318     19689     19770     19690     19512     17217     17111     16197     15955 
dram[4]:     15717     15676     15892     15838     18924     18993     19375     19293     19492     19546     19477     19253     17270     16986     16303     16305 
dram[5]:     15672     15804     15834     15794     18917     19059     19383     19268     19628     19755     19804     19692     17179     17056     16014     16040 
total reads: 1705826
bank skew: 19804/15569 = 1.27
chip skew: 284899/283756 = 1.00
number of total write accesses:
dram[0]:      1036      1048      1347      1356      4944      5033      2395      2355      3346      3186      2825      2951       623       613       645       653 
dram[1]:      1046      1063      1355      1364      4881      4675      2438      2352      3277      3002      2865      2772       611       578       646       653 
dram[2]:      1042      1055      1354      1339      5059      4779      2460      2319      3442      3305      2859      2805       578       482       654       648 
dram[3]:      1060      1069      1359      1357      5011      4863      2286      2510      3361      3379      2954      2913       602       458       654       652 
dram[4]:      1050      1063      1357      1362      5090      4852      2485      2420      3267      3147      2895      2775       623       428       659       655 
dram[5]:      1062      1070      1366      1381      5231      4799      2519      2350      3245      3286      3070      2998       588       423       653       663 
total reads: 205434
bank skew: 5231/423 = 12.37
chip skew: 34704/33578 = 1.03
average mf latency per bank:
dram[0]:        759       763       889       886      1258      1275      1774      1798      1260      1287      1167      1167      1021      1005       813       802
dram[1]:        725       699       831       838      1184      1274      1685      1706      1209      1232      1078      1081       919       917       722       721
dram[2]:        750       771       864       911      1253      1364      1762      1833      1252      1293      1173      1203      1014      1227       799       821
dram[3]:        699       731       807       853      1172      1280      1664      1725      1175      1227      1064      1084       894       930       718       730
dram[4]:        771       782       889       923      1267      1382      1779      1843      1288      1311      1191      1191      1041      1039       819       831
dram[5]:        688       738       810       879      1179      1308      1655      1765      1204      1234      1065      1087       895       928       710       736
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1544289 n_act=204295 n_pre=204279 n_req=308131 n_req_1=79073 n_req_2=229058 n_req_3=0 n_rd=568822 n_write=49346 bw_util=0.4643 bw_util_1=0.1111 bw_util_2=0.3533 bw_util_3=0 blp=5.332748 blp_1= 2.071758 blp_2= 3.809548 blp_3= -nan
 n_activity=2394990 dram_eff=0.4985 dram_eff_1=0.1192 dram_eff_2=0.3792 dram_eff_3=0
bk0: 31502a 1989893i bk1: 31380a 1979538i bk2: 31764a 1946560i bk3: 31630a 1942354i bk4: 37686a 1576947i bk5: 37706a 1548431i bk6: 38844a 1715582i bk7: 38406a 1705845i bk8: 39224a 1707281i bk9: 38988a 1712790i bk10: 38674a 1725318i bk11: 38908a 1698737i bk12: 34470a 1920243i bk13: 34448a 1923133i bk14: 32710a 1938740i bk15: 32482a 1924921i 
bw_dist = 0.111	0.353	0.000	0.467	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21711
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1546618 n_act=204243 n_pre=204227 n_req=306862 n_req_1=77165 n_req_2=229697 n_req_3=0 n_rd=567512 n_write=48431 bw_util=0.4628 bw_util_1=0.1087 bw_util_2=0.3542 bw_util_3=0 blp=5.261716 blp_1= 2.020050 blp_2= 3.791097 blp_3= -nan
 n_activity=2392331 dram_eff=0.4974 dram_eff_1=0.1168 dram_eff_2=0.3806 dram_eff_3=0
bk0: 31526a 1989231i bk1: 31418a 1983240i bk2: 31544a 1964141i bk3: 31752a 1941170i bk4: 37514a 1590661i bk5: 37528a 1578123i bk6: 38582a 1724332i bk7: 38654a 1714413i bk8: 39146a 1714889i bk9: 38800a 1727273i bk10: 39206a 1723451i bk11: 39262a 1712319i bk12: 34214a 1933583i bk13: 34146a 1926469i bk14: 32190a 1953961i bk15: 32030a 1939892i 
bw_dist = 0.109	0.354	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.7377
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1545749 n_act=204186 n_pre=204170 n_req=307347 n_req_1=78171 n_req_2=229176 n_req_3=0 n_rd=567754 n_write=49172 bw_util=0.4632 bw_util_1=0.1099 bw_util_2=0.3534 bw_util_3=0 blp=5.347906 blp_1= 2.051413 blp_2= 3.826370 blp_3= -nan
 n_activity=2392263 dram_eff=0.4979 dram_eff_1=0.1181 dram_eff_2=0.3798 dram_eff_3=0
bk0: 31456a 1979668i bk1: 31138a 1983750i bk2: 31642a 1946817i bk3: 31806a 1938934i bk4: 37540a 1562886i bk5: 37588a 1564970i bk6: 38492a 1718508i bk7: 38708a 1702506i bk8: 39354a 1694099i bk9: 39152a 1691226i bk10: 38722a 1715975i bk11: 38652a 1710984i bk12: 34422a 1931253i bk13: 34164a 1931339i bk14: 32532a 1931908i bk15: 32386a 1930769i 
bw_dist = 0.110	0.353	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21469
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1542390 n_act=205008 n_pre=204993 n_req=308298 n_req_1=78529 n_req_2=229769 n_req_3=0 n_rd=569082 n_write=49558 bw_util=0.4645 bw_util_1=0.1103 bw_util_2=0.3543 bw_util_3=0 blp=5.253633 blp_1= 2.030365 blp_2= 3.766312 blp_3= -nan
 n_activity=2402147 dram_eff=0.4972 dram_eff_1=0.118 dram_eff_2=0.3792 dram_eff_3=0
bk0: 31328a 1990206i bk1: 31286a 1985670i bk2: 31642a 1959618i bk3: 31384a 1956838i bk4: 37914a 1576555i bk5: 38006a 1571186i bk6: 38606a 1736249i bk7: 38636a 1709235i bk8: 39378a 1714414i bk9: 39540a 1694989i bk10: 39380a 1711141i bk11: 39024a 1705909i bk12: 34434a 1935776i bk13: 34222a 1939725i bk14: 32394a 1946110i bk15: 31908a 1946512i 
bw_dist = 0.110	0.354	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.86268
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1544947 n_act=204130 n_pre=204114 n_req=307760 n_req_1=78789 n_req_2=228971 n_req_3=0 n_rd=568680 n_write=49160 bw_util=0.464 bw_util_1=0.1108 bw_util_2=0.3531 bw_util_3=0 blp=5.345925 blp_1= 2.059406 blp_2= 3.814663 blp_3= -nan
 n_activity=2387955 dram_eff=0.4995 dram_eff_1=0.1193 dram_eff_2=0.3802 dram_eff_3=0
bk0: 31434a 1980882i bk1: 31352a 1975921i bk2: 31784a 1944851i bk3: 31676a 1940639i bk4: 37848a 1568871i bk5: 37986a 1558663i bk6: 38750a 1717058i bk7: 38586a 1693783i bk8: 38984a 1706619i bk9: 39092a 1703222i bk10: 38954a 1720579i bk11: 38506a 1715327i bk12: 34540a 1921622i bk13: 33972a 1943420i bk14: 32606a 1936318i bk15: 32610a 1927144i 
bw_dist = 0.111	0.353	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.2773
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1541536 n_act=204929 n_pre=204913 n_req=308791 n_req_1=79043 n_req_2=229748 n_req_3=0 n_rd=569798 n_write=49855 bw_util=0.4652 bw_util_1=0.1109 bw_util_2=0.3543 bw_util_3=0 blp=5.284621 blp_1= 2.051570 blp_2= 3.777429 blp_3= -nan
 n_activity=2399586 dram_eff=0.4984 dram_eff_1=0.1189 dram_eff_2=0.3796 dram_eff_3=0
bk0: 31344a 1993771i bk1: 31608a 1978097i bk2: 31668a 1954799i bk3: 31588a 1945645i bk4: 37834a 1563386i bk5: 38118a 1566097i bk6: 38766a 1716798i bk7: 38536a 1708646i bk8: 39256a 1723743i bk9: 39510a 1698947i bk10: 39608a 1703477i bk11: 39384a 1696825i bk12: 34358a 1931669i bk13: 34112a 1941255i bk14: 32028a 1954214i bk15: 32080a 1938774i 
bw_dist = 0.111	0.354	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.88886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 286467, Miss = 142441, Miss_rate = 0.497, Pending_hits = 4074, Reservation_fails = 74531
L2_cache_bank[1]: Access = 285889, Miss = 141975, Miss_rate = 0.497, Pending_hits = 4009, Reservation_fails = 76002
L2_cache_bank[2]: Access = 282835, Miss = 141961, Miss_rate = 0.502, Pending_hits = 3982, Reservation_fails = 49152
L2_cache_bank[3]: Access = 283020, Miss = 141799, Miss_rate = 0.501, Pending_hits = 3980, Reservation_fails = 50452
L2_cache_bank[4]: Access = 286807, Miss = 142081, Miss_rate = 0.495, Pending_hits = 4013, Reservation_fails = 65272
L2_cache_bank[5]: Access = 288753, Miss = 141798, Miss_rate = 0.491, Pending_hits = 4007, Reservation_fails = 78315
L2_cache_bank[6]: Access = 282044, Miss = 142541, Miss_rate = 0.505, Pending_hits = 4048, Reservation_fails = 48132
L2_cache_bank[7]: Access = 283680, Miss = 142006, Miss_rate = 0.501, Pending_hits = 3924, Reservation_fails = 60913
L2_cache_bank[8]: Access = 285909, Miss = 142451, Miss_rate = 0.498, Pending_hits = 4044, Reservation_fails = 77435
L2_cache_bank[9]: Access = 287881, Miss = 141891, Miss_rate = 0.493, Pending_hits = 4137, Reservation_fails = 82408
L2_cache_bank[10]: Access = 282216, Miss = 142431, Miss_rate = 0.505, Pending_hits = 3946, Reservation_fails = 49694
L2_cache_bank[11]: Access = 285035, Miss = 142470, Miss_rate = 0.500, Pending_hits = 4169, Reservation_fails = 61860
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286467, Miss = 142441 (0.497), PendingHit = 4074 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285889, Miss = 141975 (0.497), PendingHit = 4009 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282835, Miss = 141961 (0.502), PendingHit = 3982 (0.0141)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 283020, Miss = 141799 (0.501), PendingHit = 3980 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286807, Miss = 142081 (0.495), PendingHit = 4013 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288753, Miss = 141798 (0.491), PendingHit = 4007 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282044, Miss = 142541 (0.505), PendingHit = 4048 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 283680, Miss = 142006 (0.501), PendingHit = 3924 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285909, Miss = 142451 (0.498), PendingHit = 4044 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287881, Miss = 141891 (0.493), PendingHit = 4137 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282216, Miss = 142431 (0.505), PendingHit = 3946 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285035, Miss = 142470 (0.5), PendingHit = 4169 (0.0146)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 1839492
Stream 1: Misses  = 918184
Stream 2: Accesses  = 1581044
Stream 2: Misses  = 787661
Stream 1+2: Accesses  = 3420536
Stream 1+2: Misses  = 1705845
Total Accesses  = 3420536
MPKI-CORES
CORE_L2MPKI_0	42.400
CORE_L2MPKI_1	46.330
CORE_L2MPKI_2	42.663
CORE_L2MPKI_3	45.917
CORE_L2MPKI_4	42.314
CORE_L2MPKI_5	43.373
CORE_L2MPKI_6	43.035
CORE_L2MPKI_7	44.598
CORE_L2MPKI_8	42.458
CORE_L2MPKI_9	46.134
CORE_L2MPKI_10	2.628
CORE_L2MPKI_11	2.625
CORE_L2MPKI_12	2.639
CORE_L2MPKI_13	2.583
CORE_L2MPKI_14	2.585
CORE_L2MPKI_15	2.588
CORE_L2MPKI_16	2.557
CORE_L2MPKI_17	2.610
CORE_L2MPKI_18	2.565
CORE_L2MPKI_19	2.572
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.597
CORE_L2MPKI_22	2.557
CORE_L2MPKI_23	2.620
CORE_L2MPKI_24	2.577
CORE_L2MPKI_25	2.597
CORE_L2MPKI_26	2.571
CORE_L2MPKI_27	2.636
CORE_L2MPKI_28	2.584
CORE_L2MPKI_29	2.602
CORE_L2MPKI_30	2.545
CORE_L2MPKI_31	2.587
CORE_L2MPKI_32	2.555
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.588
CORE_L2MPKI_35	2.671
CORE_L2MPKI_36	2.577
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.629
CORE_L2MPKI_40	2.588
CORE_L2MPKI_41	2.583
CORE_L2MPKI_42	2.559
CORE_L2MPKI_43	2.559
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.613
CORE_L2MPKI_46	2.523
CORE_L2MPKI_47	2.566
CORE_L2MPKI_48	2.606
CORE_L2MPKI_49	2.593
CORE_L2MPKI_50	2.555
CORE_L2MPKI_51	2.579
CORE_L2MPKI_52	2.506
CORE_L2MPKI_53	2.613
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.611
CORE_L2MPKI_56	2.557
CORE_L2MPKI_57	2.578
CORE_L2MPKI_58	2.547
CORE_L2MPKI_59	2.526
Avg_MPKI_Stream1= 16.368
Avg_MPKI_Stream2= 2.574
MISSES-CORES
CORE_MISSES_0	37780
CORE_MISSES_1	38812
CORE_MISSES_2	37748
CORE_MISSES_3	38136
CORE_MISSES_4	38315
CORE_MISSES_5	36361
CORE_MISSES_6	38214
CORE_MISSES_7	37918
CORE_MISSES_8	37032
CORE_MISSES_9	37440
CORE_MISSES_10	27008
CORE_MISSES_11	28142
CORE_MISSES_12	27685
CORE_MISSES_13	26498
CORE_MISSES_14	26562
CORE_MISSES_15	27221
CORE_MISSES_16	25329
CORE_MISSES_17	27317
CORE_MISSES_18	25639
CORE_MISSES_19	26947
CORE_MISSES_20	25764
CORE_MISSES_21	27425
CORE_MISSES_22	26041
CORE_MISSES_23	28246
CORE_MISSES_24	26744
CORE_MISSES_25	27475
CORE_MISSES_26	27320
CORE_MISSES_27	28428
CORE_MISSES_28	27127
CORE_MISSES_29	27510
CORE_MISSES_30	25829
CORE_MISSES_31	26426
CORE_MISSES_32	26178
CORE_MISSES_33	25236
CORE_MISSES_34	25419
CORE_MISSES_35	26470
CORE_MISSES_36	26484
CORE_MISSES_37	26384
CORE_MISSES_38	26444
CORE_MISSES_39	25551
CORE_MISSES_40	26421
CORE_MISSES_41	26187
CORE_MISSES_42	27169
CORE_MISSES_43	26601
CORE_MISSES_44	26594
CORE_MISSES_45	25575
CORE_MISSES_46	27114
CORE_MISSES_47	27461
CORE_MISSES_48	26576
CORE_MISSES_49	26394
CORE_MISSES_50	26455
CORE_MISSES_51	26387
CORE_MISSES_52	26388
CORE_MISSES_53	25735
CORE_MISSES_54	26446
CORE_MISSES_55	26296
CORE_MISSES_56	26680
CORE_MISSES_57	25166
CORE_MISSES_58	26047
CORE_MISSES_59	25548
L2_MISSES = 1705845
L2_total_cache_accesses = 3420536
L2_total_cache_misses = 1705845
L2_total_cache_miss_rate = 0.4987
L2_total_cache_pending_hits = 48333
L2_total_cache_reservation_fails = 774166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1421801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 567341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5259
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 788
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 875
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8117
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1197019
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 35933
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 151294
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 136720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4493
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7775
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15930331
icnt_total_pkts_simt_to_mem=3835073
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.2864
gpu_ipc_2 =     263.6667
gpu_tot_sim_cycle_stream_1 = 1947744
gpu_tot_sim_cycle_stream_2 = 1945415
gpu_sim_insn_1 = 10296557
gpu_sim_insn_2 = 512941264
gpu_sim_cycle = 1947751
gpu_sim_insn = 523237821
gpu_ipc =     268.6369
gpu_tot_sim_cycle = 1947751
gpu_tot_sim_insn = 523237821
gpu_tot_ipc =     268.6369
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10627719
gpu_stall_icnt2sh    = 17192774
gpu_total_sim_rate=198723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9043400
	L1I_total_cache_misses = 35332
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 101252, Miss = 81798, Miss_rate = 0.808, Pending_hits = 6158, Reservation_fails = 1754783
	L1D_cache_core[1]: Access = 102654, Miss = 82708, Miss_rate = 0.806, Pending_hits = 6328, Reservation_fails = 1760114
	L1D_cache_core[2]: Access = 99758, Miss = 80706, Miss_rate = 0.809, Pending_hits = 6067, Reservation_fails = 1736854
	L1D_cache_core[3]: Access = 98962, Miss = 80432, Miss_rate = 0.813, Pending_hits = 6099, Reservation_fails = 1747436
	L1D_cache_core[4]: Access = 102354, Miss = 82079, Miss_rate = 0.802, Pending_hits = 6264, Reservation_fails = 1757640
	L1D_cache_core[5]: Access = 96588, Miss = 78275, Miss_rate = 0.810, Pending_hits = 6069, Reservation_fails = 1718575
	L1D_cache_core[6]: Access = 101097, Miss = 81688, Miss_rate = 0.808, Pending_hits = 6150, Reservation_fails = 1767667
	L1D_cache_core[7]: Access = 101864, Miss = 82083, Miss_rate = 0.806, Pending_hits = 6264, Reservation_fails = 1755543
	L1D_cache_core[8]: Access = 97829, Miss = 79049, Miss_rate = 0.808, Pending_hits = 6099, Reservation_fails = 1723988
	L1D_cache_core[9]: Access = 97735, Miss = 79188, Miss_rate = 0.810, Pending_hits = 5834, Reservation_fails = 1728838
	L1D_cache_core[10]: Access = 25346, Miss = 24477, Miss_rate = 0.966, Pending_hits = 174, Reservation_fails = 37343
	L1D_cache_core[11]: Access = 26226, Miss = 25564, Miss_rate = 0.975, Pending_hits = 113, Reservation_fails = 31701
	L1D_cache_core[12]: Access = 27234, Miss = 25657, Miss_rate = 0.942, Pending_hits = 220, Reservation_fails = 42556
	L1D_cache_core[13]: Access = 25764, Miss = 24725, Miss_rate = 0.960, Pending_hits = 143, Reservation_fails = 44103
	L1D_cache_core[14]: Access = 25413, Miss = 24537, Miss_rate = 0.966, Pending_hits = 182, Reservation_fails = 38637
	L1D_cache_core[15]: Access = 26369, Miss = 25396, Miss_rate = 0.963, Pending_hits = 101, Reservation_fails = 35020
	L1D_cache_core[16]: Access = 25115, Miss = 23981, Miss_rate = 0.955, Pending_hits = 200, Reservation_fails = 44383
	L1D_cache_core[17]: Access = 25948, Miss = 25085, Miss_rate = 0.967, Pending_hits = 128, Reservation_fails = 32302
	L1D_cache_core[18]: Access = 24393, Miss = 23738, Miss_rate = 0.973, Pending_hits = 168, Reservation_fails = 35030
	L1D_cache_core[19]: Access = 25934, Miss = 25087, Miss_rate = 0.967, Pending_hits = 133, Reservation_fails = 34141
	L1D_cache_core[20]: Access = 24017, Miss = 23778, Miss_rate = 0.990, Pending_hits = 114, Reservation_fails = 31070
	L1D_cache_core[21]: Access = 24808, Miss = 24726, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 20439
	L1D_cache_core[22]: Access = 24134, Miss = 23838, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 28605
	L1D_cache_core[23]: Access = 25283, Miss = 25224, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 17574
	L1D_cache_core[24]: Access = 24379, Miss = 24213, Miss_rate = 0.993, Pending_hits = 114, Reservation_fails = 26223
	L1D_cache_core[25]: Access = 24834, Miss = 24792, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 22016
	L1D_cache_core[26]: Access = 25009, Miss = 24847, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 22424
	L1D_cache_core[27]: Access = 25394, Miss = 25316, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 21154
	L1D_cache_core[28]: Access = 24655, Miss = 24527, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 25030
	L1D_cache_core[29]: Access = 24840, Miss = 24765, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23514
	L1D_cache_core[30]: Access = 23792, Miss = 23792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22156
	L1D_cache_core[31]: Access = 23994, Miss = 23994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25223
	L1D_cache_core[32]: Access = 24055, Miss = 24055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29446
	L1D_cache_core[33]: Access = 23196, Miss = 23196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29201
	L1D_cache_core[34]: Access = 23041, Miss = 23041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29248
	L1D_cache_core[35]: Access = 23389, Miss = 23389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[36]: Access = 24130, Miss = 24130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20608
	L1D_cache_core[37]: Access = 24298, Miss = 24298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25702
	L1D_cache_core[38]: Access = 24507, Miss = 24507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23778
	L1D_cache_core[39]: Access = 22841, Miss = 22841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30254
	L1D_cache_core[40]: Access = 24070, Miss = 24070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26704
	L1D_cache_core[41]: Access = 23894, Miss = 23894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28321
	L1D_cache_core[42]: Access = 24953, Miss = 24953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16343
	L1D_cache_core[43]: Access = 24501, Miss = 24501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24488
	L1D_cache_core[44]: Access = 23770, Miss = 23770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23447
	L1D_cache_core[45]: Access = 23086, Miss = 23086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28457
	L1D_cache_core[46]: Access = 25211, Miss = 25211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13439
	L1D_cache_core[47]: Access = 25129, Miss = 25129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18206
	L1D_cache_core[48]: Access = 24017, Miss = 24017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21408
	L1D_cache_core[49]: Access = 23877, Miss = 23877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24224
	L1D_cache_core[50]: Access = 24324, Miss = 24324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23881
	L1D_cache_core[51]: Access = 23987, Miss = 23987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20312
	L1D_cache_core[52]: Access = 24712, Miss = 24712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20538
	L1D_cache_core[53]: Access = 23200, Miss = 23200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25891
	L1D_cache_core[54]: Access = 24575, Miss = 24575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15712
	L1D_cache_core[55]: Access = 23765, Miss = 23765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28385
	L1D_cache_core[56]: Access = 24582, Miss = 24582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18918
	L1D_cache_core[57]: Access = 22914, Miss = 22914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24054
	L1D_cache_core[58]: Access = 24010, Miss = 24010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21058
	L1D_cache_core[59]: Access = 23791, Miss = 23791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25540
	L1D_total_cache_accesses = 2224799
	L1D_total_cache_misses = 2021890
	L1D_total_cache_miss_rate = 0.9088
	L1D_total_cache_pending_hits = 63632
	L1D_total_cache_reservation_fails = 18780351
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 853241
	L1C_total_cache_misses = 10986
	L1C_total_cache_miss_rate = 0.0129
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1384246
	L1T_total_cache_miss_rate = 0.3771
	L1T_total_cache_pending_hits = 2286224
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1735134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15886926
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 842255
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10986
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2286224
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1384246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2893425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9008068
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3012, 2025, 2187, 2040, 2166, 2429, 2166, 2414, 2626, 2029, 2121, 2939, 2156, 1554, 2171, 2481, 2006, 1980, 1958, 2337, 2049, 2273, 1967, 2184, 2034, 1794, 2051, 1709, 2021, 1664, 2036, 1651, 2064, 1516, 2021, 1598, 2479, 1578, 1563, 1567, 2453, 1591, 2064, 1995, 1976, 1578, 1954, 1985, 
gpgpu_n_tot_thrd_icount = 553049312
gpgpu_n_tot_w_icount = 17282791
gpgpu_n_stall_shd_mem = 35185528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1735134
gpgpu_n_mem_write_global = 289522
gpgpu_n_mem_texture = 1384246
gpgpu_n_mem_const = 6922
gpgpu_n_load_insn  = 37561001
gpgpu_n_store_insn = 1444924
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 6470958
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19579679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42998623	W0_Idle:11768008	W0_Scoreboard:161312122	W1:181241	W2:150692	W3:151705	W4:119921	W5:85719	W6:42185	W7:22199	W8:8047	W9:3268	W10:1448	W11:1138	W12:1016	W13:836	W14:1254	W15:1045	W16:1708	W17:2638	W18:3570	W19:8487	W20:9876	W21:17211	W22:22675	W23:22660	W24:24722	W25:24825	W26:18499	W27:10645	W28:4842	W29:1943	W30:776	W31:0	W32:16336108
Warp Occupancy Distribution:
Stall:36197340	W0_Idle:6522749	W0_Scoreboard:66335285	W1:181241	W2:150692	W3:151705	W4:119921	W5:85719	W6:42185	W7:22199	W8:8047	W9:3268	W10:1448	W11:1138	W12:1016	W13:836	W14:1254	W15:1045	W16:1708	W17:2638	W18:3570	W19:8487	W20:9876	W21:17211	W22:22675	W23:22660	W24:24722	W25:24825	W26:18499	W27:10645	W28:4842	W29:1943	W30:776	W31:0	W32:6666785
Warp Occupancy Distribution:
Stall:6801283	W0_Idle:5245259	W0_Scoreboard:94976837	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9669323
warp_utilization0: 0.074061
warp_utilization1: 0.065258
warp_utilization2: 0.082861
traffic_breakdown_coretomem[CONST_ACC_R] = 55376 {8:6922,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13881072 {8:1735134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15573424 {40:240613,72:10980,136:37929,}
traffic_breakdown_coretomem[INST_ACC_R] = 39680 {8:4960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11073968 {8:1384246,}
traffic_breakdown_memtocore[CONST_ACC_R] = 498384 {72:6922,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 235934840 {136:1734815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2315680 {8:289460,}
traffic_breakdown_memtocore[INST_ACC_R] = 674560 {136:4960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 188257456 {136:1384246,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 631 
averagemflatency_1 = 672 
averagemflatency_2= 582 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 1947750 
mrq_lat_table:830826 	37375 	44746 	92596 	259221 	270640 	227516 	118954 	27136 	2241 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9503 	34308 	83443 	239458 	1036434 	1587137 	418373 	6713 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	434530 	126581 	179506 	342027 	598560 	858464 	761608 	117034 	2403 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	110469 	2712852 	298285 	4366 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	100616 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	435 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        27        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        29        26        37        18        19        30        26        31        30 
dram[3]:        30        32        24        30        23        24        25        21        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        21        20        28        20        21        20        28        28        21 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        22 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      4332      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      5893      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.544200  1.520945  1.554683  1.545127  1.677503  1.677505  1.538792  1.531652  1.599081  1.591579  1.578490  1.574712  1.470520  1.486417  1.510663  1.497961 
dram[1]:  1.527258  1.539280  1.564252  1.542177  1.653701  1.633494  1.550079  1.533494  1.590229  1.577050  1.566478  1.576455  1.473308  1.463356  1.516945  1.493281 
dram[2]:  1.512855  1.536130  1.560512  1.545259  1.675738  1.657269  1.546452  1.535676  1.580570  1.598505  1.573989  1.572921  1.492115  1.476215  1.492195  1.499110 
dram[3]:  1.516778  1.525931  1.540945  1.559550  1.661675  1.663716  1.525940  1.550945  1.596371  1.590013  1.568253  1.576561  1.482816  1.468489  1.487159  1.511789 
dram[4]:  1.519576  1.521866  1.545609  1.559666  1.704692  1.667716  1.547830  1.553814  1.587985  1.573172  1.569524  1.582130  1.481086  1.475138  1.495108  1.505949 
dram[5]:  1.528359  1.517992  1.550527  1.540221  1.685136  1.663158  1.541634  1.526803  1.601302  1.593430  1.582647  1.583171  1.473339  1.476891  1.510239  1.502068 
average row locality = 1911260/1226788 = 1.557938
average row locality_1 = 1106467/669702 = 1.652178
average row locality_2 = 804793/557086 = 1.444648
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15751     15690     15882     15815     18843     18853     19422     19203     19612     19494     19337     19454     17235     17224     16356     16241 
dram[1]:     15763     15709     15772     15876     18757     18764     19291     19327     19573     19400     19603     19631     17107     17073     16095     16015 
dram[2]:     15728     15569     15821     15903     18770     18794     19246     19354     19677     19576     19361     19326     17211     17082     16266     16193 
dram[3]:     15664     15643     15821     15692     18957     19003     19303     19318     19689     19770     19690     19512     17217     17111     16197     15955 
dram[4]:     15717     15676     15892     15838     18924     18993     19375     19293     19492     19546     19477     19253     17270     16986     16303     16305 
dram[5]:     15672     15804     15834     15794     18917     19059     19383     19268     19628     19755     19804     19692     17179     17056     16014     16040 
total reads: 1705826
bank skew: 19804/15569 = 1.27
chip skew: 284899/283756 = 1.00
number of total write accesses:
dram[0]:      1036      1048      1347      1356      4944      5033      2395      2355      3346      3186      2825      2951       623       613       645       653 
dram[1]:      1046      1063      1355      1364      4881      4675      2438      2352      3277      3002      2865      2772       611       578       646       653 
dram[2]:      1042      1055      1354      1339      5059      4779      2460      2319      3442      3305      2859      2805       578       482       654       648 
dram[3]:      1060      1069      1359      1357      5011      4863      2286      2510      3361      3379      2954      2913       602       458       654       652 
dram[4]:      1050      1063      1357      1362      5090      4852      2485      2420      3267      3147      2895      2775       623       428       659       655 
dram[5]:      1062      1070      1366      1381      5231      4799      2519      2350      3245      3286      3070      2998       588       423       653       663 
total reads: 205434
bank skew: 5231/423 = 12.37
chip skew: 34704/33578 = 1.03
average mf latency per bank:
dram[0]:        759       763       889       886      1258      1275      1774      1798      1260      1287      1167      1167      1021      1005       813       802
dram[1]:        725       699       831       838      1184      1274      1685      1706      1209      1232      1078      1081       919       917       722       721
dram[2]:        750       771       864       911      1253      1364      1762      1833      1252      1293      1173      1203      1014      1227       799       821
dram[3]:        699       731       807       853      1172      1280      1664      1725      1175      1227      1064      1084       894       930       718       730
dram[4]:        771       782       889       923      1267      1382      1779      1843      1288      1311      1191      1191      1041      1039       819       831
dram[5]:        688       738       810       879      1179      1308      1655      1765      1204      1234      1065      1087       895       928       710       736
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      3513      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      3656      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      3978      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1544289 n_act=204295 n_pre=204279 n_req=308131 n_req_1=79073 n_req_2=229058 n_req_3=0 n_rd=568822 n_write=49346 bw_util=0.4643 bw_util_1=0.1111 bw_util_2=0.3533 bw_util_3=0 blp=5.332748 blp_1= 2.071758 blp_2= 3.809548 blp_3= -nan
 n_activity=2394990 dram_eff=0.4985 dram_eff_1=0.1192 dram_eff_2=0.3792 dram_eff_3=0
bk0: 31502a 1989893i bk1: 31380a 1979538i bk2: 31764a 1946560i bk3: 31630a 1942354i bk4: 37686a 1576947i bk5: 37706a 1548431i bk6: 38844a 1715582i bk7: 38406a 1705845i bk8: 39224a 1707281i bk9: 38988a 1712790i bk10: 38674a 1725318i bk11: 38908a 1698737i bk12: 34470a 1920243i bk13: 34448a 1923133i bk14: 32710a 1938740i bk15: 32482a 1924921i 
bw_dist = 0.111	0.353	0.000	0.467	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21711
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1546618 n_act=204243 n_pre=204227 n_req=306862 n_req_1=77165 n_req_2=229697 n_req_3=0 n_rd=567512 n_write=48431 bw_util=0.4628 bw_util_1=0.1087 bw_util_2=0.3542 bw_util_3=0 blp=5.261716 blp_1= 2.020050 blp_2= 3.791097 blp_3= -nan
 n_activity=2392331 dram_eff=0.4974 dram_eff_1=0.1168 dram_eff_2=0.3806 dram_eff_3=0
bk0: 31526a 1989231i bk1: 31418a 1983240i bk2: 31544a 1964141i bk3: 31752a 1941170i bk4: 37514a 1590661i bk5: 37528a 1578123i bk6: 38582a 1724332i bk7: 38654a 1714413i bk8: 39146a 1714889i bk9: 38800a 1727273i bk10: 39206a 1723451i bk11: 39262a 1712319i bk12: 34214a 1933583i bk13: 34146a 1926469i bk14: 32190a 1953961i bk15: 32030a 1939892i 
bw_dist = 0.109	0.354	0.000	0.468	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.7377
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1545749 n_act=204186 n_pre=204170 n_req=307347 n_req_1=78171 n_req_2=229176 n_req_3=0 n_rd=567754 n_write=49172 bw_util=0.4632 bw_util_1=0.1099 bw_util_2=0.3534 bw_util_3=0 blp=5.347906 blp_1= 2.051413 blp_2= 3.826370 blp_3= -nan
 n_activity=2392263 dram_eff=0.4979 dram_eff_1=0.1181 dram_eff_2=0.3798 dram_eff_3=0
bk0: 31456a 1979668i bk1: 31138a 1983750i bk2: 31642a 1946817i bk3: 31806a 1938934i bk4: 37540a 1562886i bk5: 37588a 1564970i bk6: 38492a 1718508i bk7: 38708a 1702506i bk8: 39354a 1694099i bk9: 39152a 1691226i bk10: 38722a 1715975i bk11: 38652a 1710984i bk12: 34422a 1931253i bk13: 34164a 1931339i bk14: 32532a 1931908i bk15: 32386a 1930769i 
bw_dist = 0.110	0.353	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21469
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1542390 n_act=205008 n_pre=204993 n_req=308298 n_req_1=78529 n_req_2=229769 n_req_3=0 n_rd=569082 n_write=49558 bw_util=0.4645 bw_util_1=0.1103 bw_util_2=0.3543 bw_util_3=0 blp=5.253633 blp_1= 2.030365 blp_2= 3.766312 blp_3= -nan
 n_activity=2402147 dram_eff=0.4972 dram_eff_1=0.118 dram_eff_2=0.3792 dram_eff_3=0
bk0: 31328a 1990206i bk1: 31286a 1985670i bk2: 31642a 1959618i bk3: 31384a 1956838i bk4: 37914a 1576555i bk5: 38006a 1571186i bk6: 38606a 1736249i bk7: 38636a 1709235i bk8: 39378a 1714414i bk9: 39540a 1694989i bk10: 39380a 1711141i bk11: 39024a 1705909i bk12: 34434a 1935776i bk13: 34222a 1939725i bk14: 32394a 1946110i bk15: 31908a 1946512i 
bw_dist = 0.110	0.354	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.86268
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1544947 n_act=204130 n_pre=204114 n_req=307760 n_req_1=78789 n_req_2=228971 n_req_3=0 n_rd=568680 n_write=49160 bw_util=0.464 bw_util_1=0.1108 bw_util_2=0.3531 bw_util_3=0 blp=5.345925 blp_1= 2.059406 blp_2= 3.814663 blp_3= -nan
 n_activity=2387955 dram_eff=0.4995 dram_eff_1=0.1193 dram_eff_2=0.3802 dram_eff_3=0
bk0: 31434a 1980882i bk1: 31352a 1975921i bk2: 31784a 1944851i bk3: 31676a 1940639i bk4: 37848a 1568871i bk5: 37986a 1558663i bk6: 38750a 1717058i bk7: 38586a 1693783i bk8: 38984a 1706619i bk9: 39092a 1703222i bk10: 38954a 1720579i bk11: 38506a 1715327i bk12: 34540a 1921622i bk13: 33972a 1943420i bk14: 32606a 1936318i bk15: 32610a 1927144i 
bw_dist = 0.111	0.353	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.2773
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2571031 n_nop=1541536 n_act=204929 n_pre=204913 n_req=308791 n_req_1=79043 n_req_2=229748 n_req_3=0 n_rd=569798 n_write=49855 bw_util=0.4652 bw_util_1=0.1109 bw_util_2=0.3543 bw_util_3=0 blp=5.284621 blp_1= 2.051570 blp_2= 3.777429 blp_3= -nan
 n_activity=2399586 dram_eff=0.4984 dram_eff_1=0.1189 dram_eff_2=0.3796 dram_eff_3=0
bk0: 31344a 1993771i bk1: 31608a 1978097i bk2: 31668a 1954799i bk3: 31588a 1945645i bk4: 37834a 1563386i bk5: 38118a 1566097i bk6: 38766a 1716798i bk7: 38536a 1708646i bk8: 39256a 1723743i bk9: 39510a 1698947i bk10: 39608a 1703477i bk11: 39384a 1696825i bk12: 34358a 1931669i bk13: 34112a 1941255i bk14: 32028a 1954214i bk15: 32080a 1938774i 
bw_dist = 0.111	0.354	0.000	0.468	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.88886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 286467, Miss = 142441, Miss_rate = 0.497, Pending_hits = 4074, Reservation_fails = 74531
L2_cache_bank[1]: Access = 285889, Miss = 141975, Miss_rate = 0.497, Pending_hits = 4009, Reservation_fails = 76002
L2_cache_bank[2]: Access = 282835, Miss = 141961, Miss_rate = 0.502, Pending_hits = 3982, Reservation_fails = 49152
L2_cache_bank[3]: Access = 283020, Miss = 141799, Miss_rate = 0.501, Pending_hits = 3980, Reservation_fails = 50452
L2_cache_bank[4]: Access = 286807, Miss = 142081, Miss_rate = 0.495, Pending_hits = 4013, Reservation_fails = 65272
L2_cache_bank[5]: Access = 288753, Miss = 141798, Miss_rate = 0.491, Pending_hits = 4007, Reservation_fails = 78315
L2_cache_bank[6]: Access = 282044, Miss = 142541, Miss_rate = 0.505, Pending_hits = 4048, Reservation_fails = 48132
L2_cache_bank[7]: Access = 283680, Miss = 142006, Miss_rate = 0.501, Pending_hits = 3924, Reservation_fails = 60913
L2_cache_bank[8]: Access = 285909, Miss = 142451, Miss_rate = 0.498, Pending_hits = 4044, Reservation_fails = 77435
L2_cache_bank[9]: Access = 287881, Miss = 141891, Miss_rate = 0.493, Pending_hits = 4137, Reservation_fails = 82408
L2_cache_bank[10]: Access = 282216, Miss = 142431, Miss_rate = 0.505, Pending_hits = 3946, Reservation_fails = 49694
L2_cache_bank[11]: Access = 285035, Miss = 142470, Miss_rate = 0.500, Pending_hits = 4169, Reservation_fails = 61860
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286467, Miss = 142441 (0.497), PendingHit = 4074 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285889, Miss = 141975 (0.497), PendingHit = 4009 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282835, Miss = 141961 (0.502), PendingHit = 3982 (0.0141)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 283020, Miss = 141799 (0.501), PendingHit = 3980 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286807, Miss = 142081 (0.495), PendingHit = 4013 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288753, Miss = 141798 (0.491), PendingHit = 4007 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282044, Miss = 142541 (0.505), PendingHit = 4048 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 283680, Miss = 142006 (0.501), PendingHit = 3924 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285909, Miss = 142451 (0.498), PendingHit = 4044 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287881, Miss = 141891 (0.493), PendingHit = 4137 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282216, Miss = 142431 (0.505), PendingHit = 3946 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285035, Miss = 142470 (0.5), PendingHit = 4169 (0.0146)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 1839492
Stream 1: Misses  = 918184
Stream 2: Accesses  = 1581044
Stream 2: Misses  = 787661
Stream 1+2: Accesses  = 3420536
Stream 1+2: Misses  = 1705845
Total Accesses  = 3420536
MPKI-CORES
CORE_L2MPKI_0	42.400
CORE_L2MPKI_1	46.330
CORE_L2MPKI_2	42.663
CORE_L2MPKI_3	45.917
CORE_L2MPKI_4	42.314
CORE_L2MPKI_5	43.373
CORE_L2MPKI_6	43.035
CORE_L2MPKI_7	44.598
CORE_L2MPKI_8	42.458
CORE_L2MPKI_9	46.134
CORE_L2MPKI_10	2.628
CORE_L2MPKI_11	2.625
CORE_L2MPKI_12	2.639
CORE_L2MPKI_13	2.583
CORE_L2MPKI_14	2.585
CORE_L2MPKI_15	2.588
CORE_L2MPKI_16	2.557
CORE_L2MPKI_17	2.610
CORE_L2MPKI_18	2.565
CORE_L2MPKI_19	2.572
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.597
CORE_L2MPKI_22	2.557
CORE_L2MPKI_23	2.620
CORE_L2MPKI_24	2.577
CORE_L2MPKI_25	2.597
CORE_L2MPKI_26	2.571
CORE_L2MPKI_27	2.636
CORE_L2MPKI_28	2.584
CORE_L2MPKI_29	2.602
CORE_L2MPKI_30	2.545
CORE_L2MPKI_31	2.587
CORE_L2MPKI_32	2.555
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.588
CORE_L2MPKI_35	2.671
CORE_L2MPKI_36	2.577
CORE_L2MPKI_37	2.560
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.629
CORE_L2MPKI_40	2.588
CORE_L2MPKI_41	2.583
CORE_L2MPKI_42	2.559
CORE_L2MPKI_43	2.559
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.613
CORE_L2MPKI_46	2.523
CORE_L2MPKI_47	2.566
CORE_L2MPKI_48	2.606
CORE_L2MPKI_49	2.593
CORE_L2MPKI_50	2.555
CORE_L2MPKI_51	2.579
CORE_L2MPKI_52	2.506
CORE_L2MPKI_53	2.613
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.611
CORE_L2MPKI_56	2.557
CORE_L2MPKI_57	2.578
CORE_L2MPKI_58	2.547
CORE_L2MPKI_59	2.526
Avg_MPKI_Stream1= 16.368
Avg_MPKI_Stream2= 2.574
MISSES-CORES
CORE_MISSES_0	37780
CORE_MISSES_1	38812
CORE_MISSES_2	37748
CORE_MISSES_3	38136
CORE_MISSES_4	38315
CORE_MISSES_5	36361
CORE_MISSES_6	38214
CORE_MISSES_7	37918
CORE_MISSES_8	37032
CORE_MISSES_9	37440
CORE_MISSES_10	27008
CORE_MISSES_11	28142
CORE_MISSES_12	27685
CORE_MISSES_13	26498
CORE_MISSES_14	26562
CORE_MISSES_15	27221
CORE_MISSES_16	25329
CORE_MISSES_17	27317
CORE_MISSES_18	25639
CORE_MISSES_19	26947
CORE_MISSES_20	25764
CORE_MISSES_21	27425
CORE_MISSES_22	26041
CORE_MISSES_23	28246
CORE_MISSES_24	26744
CORE_MISSES_25	27475
CORE_MISSES_26	27320
CORE_MISSES_27	28428
CORE_MISSES_28	27127
CORE_MISSES_29	27510
CORE_MISSES_30	25829
CORE_MISSES_31	26426
CORE_MISSES_32	26178
CORE_MISSES_33	25236
CORE_MISSES_34	25419
CORE_MISSES_35	26470
CORE_MISSES_36	26484
CORE_MISSES_37	26384
CORE_MISSES_38	26444
CORE_MISSES_39	25551
CORE_MISSES_40	26421
CORE_MISSES_41	26187
CORE_MISSES_42	27169
CORE_MISSES_43	26601
CORE_MISSES_44	26594
CORE_MISSES_45	25575
CORE_MISSES_46	27114
CORE_MISSES_47	27461
CORE_MISSES_48	26576
CORE_MISSES_49	26394
CORE_MISSES_50	26455
CORE_MISSES_51	26387
CORE_MISSES_52	26388
CORE_MISSES_53	25735
CORE_MISSES_54	26446
CORE_MISSES_55	26296
CORE_MISSES_56	26680
CORE_MISSES_57	25166
CORE_MISSES_58	26047
CORE_MISSES_59	25548
L2_MISSES = 1705845
L2_total_cache_accesses = 3420536
L2_total_cache_misses = 1705845
L2_total_cache_miss_rate = 0.4987
L2_total_cache_pending_hits = 48333
L2_total_cache_reservation_fails = 774166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1421801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 567341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5259
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 788
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 875
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8117
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1197019
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 35933
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 151294
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 136720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4493
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7775
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15930331
icnt_total_pkts_simt_to_mem=3835073
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1752
gpu_ipc_2 =     263.6217
gpu_tot_sim_cycle_stream_1 = 2062850
gpu_tot_sim_cycle_stream_2 = 2060194
gpu_sim_insn_1 = 10675589
gpu_sim_insn_2 = 543111856
gpu_sim_cycle = 2062857
gpu_sim_insn = 553787445
gpu_ipc =     268.4565
gpu_tot_sim_cycle = 2062857
gpu_tot_sim_insn = 553787445
gpu_tot_ipc =     268.4565
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11299916
gpu_stall_icnt2sh    = 18242979
gpu_total_sim_rate=198917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9558536
	L1I_total_cache_misses = 37091
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 107114, Miss = 86733, Miss_rate = 0.810, Pending_hits = 6494, Reservation_fails = 1863769
	L1D_cache_core[1]: Access = 108733, Miss = 87710, Miss_rate = 0.807, Pending_hits = 6655, Reservation_fails = 1867918
	L1D_cache_core[2]: Access = 105590, Miss = 85563, Miss_rate = 0.810, Pending_hits = 6408, Reservation_fails = 1845325
	L1D_cache_core[3]: Access = 105257, Miss = 85629, Miss_rate = 0.814, Pending_hits = 6456, Reservation_fails = 1855258
	L1D_cache_core[4]: Access = 108375, Miss = 87075, Miss_rate = 0.803, Pending_hits = 6616, Reservation_fails = 1865661
	L1D_cache_core[5]: Access = 102378, Miss = 83076, Miss_rate = 0.811, Pending_hits = 6383, Reservation_fails = 1827368
	L1D_cache_core[6]: Access = 107148, Miss = 86724, Miss_rate = 0.809, Pending_hits = 6481, Reservation_fails = 1876483
	L1D_cache_core[7]: Access = 108065, Miss = 87251, Miss_rate = 0.807, Pending_hits = 6627, Reservation_fails = 1863083
	L1D_cache_core[8]: Access = 103861, Miss = 84104, Miss_rate = 0.810, Pending_hits = 6480, Reservation_fails = 1832780
	L1D_cache_core[9]: Access = 103799, Miss = 84140, Miss_rate = 0.811, Pending_hits = 6201, Reservation_fails = 1836323
	L1D_cache_core[10]: Access = 26728, Miss = 25859, Miss_rate = 0.967, Pending_hits = 174, Reservation_fails = 38462
	L1D_cache_core[11]: Access = 27612, Miss = 26950, Miss_rate = 0.976, Pending_hits = 113, Reservation_fails = 32877
	L1D_cache_core[12]: Access = 28702, Miss = 27125, Miss_rate = 0.945, Pending_hits = 220, Reservation_fails = 44105
	L1D_cache_core[13]: Access = 27150, Miss = 26111, Miss_rate = 0.962, Pending_hits = 143, Reservation_fails = 45414
	L1D_cache_core[14]: Access = 26899, Miss = 26023, Miss_rate = 0.967, Pending_hits = 182, Reservation_fails = 39650
	L1D_cache_core[15]: Access = 27482, Miss = 26509, Miss_rate = 0.965, Pending_hits = 101, Reservation_fails = 37248
	L1D_cache_core[16]: Access = 26721, Miss = 25587, Miss_rate = 0.958, Pending_hits = 200, Reservation_fails = 44590
	L1D_cache_core[17]: Access = 27500, Miss = 26637, Miss_rate = 0.969, Pending_hits = 128, Reservation_fails = 32830
	L1D_cache_core[18]: Access = 25899, Miss = 25244, Miss_rate = 0.975, Pending_hits = 168, Reservation_fails = 35139
	L1D_cache_core[19]: Access = 27402, Miss = 26555, Miss_rate = 0.969, Pending_hits = 133, Reservation_fails = 35822
	L1D_cache_core[20]: Access = 25526, Miss = 25287, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 32055
	L1D_cache_core[21]: Access = 26193, Miss = 26111, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 22654
	L1D_cache_core[22]: Access = 25604, Miss = 25308, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 31276
	L1D_cache_core[23]: Access = 26664, Miss = 26605, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 17887
	L1D_cache_core[24]: Access = 26090, Miss = 25924, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 26223
	L1D_cache_core[25]: Access = 26390, Miss = 26348, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 22476
	L1D_cache_core[26]: Access = 26391, Miss = 26229, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 23880
	L1D_cache_core[27]: Access = 26813, Miss = 26735, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 21646
	L1D_cache_core[28]: Access = 25989, Miss = 25861, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 25772
	L1D_cache_core[29]: Access = 26382, Miss = 26307, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23884
	L1D_cache_core[30]: Access = 24907, Miss = 24907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22868
	L1D_cache_core[31]: Access = 25526, Miss = 25526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25973
	L1D_cache_core[32]: Access = 25601, Miss = 25601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30151
	L1D_cache_core[33]: Access = 24739, Miss = 24739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29389
	L1D_cache_core[34]: Access = 24445, Miss = 24445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29769
	L1D_cache_core[35]: Access = 24933, Miss = 24933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30754
	L1D_cache_core[36]: Access = 25672, Miss = 25672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20695
	L1D_cache_core[37]: Access = 25579, Miss = 25579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26379
	L1D_cache_core[38]: Access = 26070, Miss = 26070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24071
	L1D_cache_core[39]: Access = 24405, Miss = 24405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30305
	L1D_cache_core[40]: Access = 25370, Miss = 25370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27636
	L1D_cache_core[41]: Access = 25056, Miss = 25056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30298
	L1D_cache_core[42]: Access = 26219, Miss = 26219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18804
	L1D_cache_core[43]: Access = 25826, Miss = 25826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26420
	L1D_cache_core[44]: Access = 25157, Miss = 25157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25211
	L1D_cache_core[45]: Access = 24532, Miss = 24532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29599
	L1D_cache_core[46]: Access = 26680, Miss = 26680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14526
	L1D_cache_core[47]: Access = 26510, Miss = 26510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19362
	L1D_cache_core[48]: Access = 25337, Miss = 25337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24523
	L1D_cache_core[49]: Access = 25263, Miss = 25263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25419
	L1D_cache_core[50]: Access = 25705, Miss = 25705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25437
	L1D_cache_core[51]: Access = 25369, Miss = 25369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22304
	L1D_cache_core[52]: Access = 26080, Miss = 26080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22596
	L1D_cache_core[53]: Access = 24590, Miss = 24590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27209
	L1D_cache_core[54]: Access = 25925, Miss = 25925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18484
	L1D_cache_core[55]: Access = 25146, Miss = 25146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29227
	L1D_cache_core[56]: Access = 25965, Miss = 25965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19959
	L1D_cache_core[57]: Access = 24295, Miss = 24295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25270
	L1D_cache_core[58]: Access = 25379, Miss = 25379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23447
	L1D_cache_core[59]: Access = 25177, Miss = 25177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26241
	L1D_total_cache_accesses = 2355915
	L1D_total_cache_misses = 2142778
	L1D_total_cache_miss_rate = 0.9095
	L1D_total_cache_pending_hits = 67101
	L1D_total_cache_reservation_fails = 19920184
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 900168
	L1C_total_cache_misses = 11098
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1464910
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 2421470
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1843035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16940176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 889070
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11098
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2421470
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1464910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2980008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9521445
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2029, 2453, 2040, 2479, 2429, 2472, 2414, 2906, 2029, 2385, 2939, 2398, 1554, 2405, 2481, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2364, 2034, 1934, 2051, 1811, 2021, 1748, 2036, 1735, 2064, 1562, 2021, 1622, 2479, 1609, 1563, 1588, 2453, 1597, 2064, 2001, 1976, 1582, 1954, 1988, 
gpgpu_n_tot_thrd_icount = 584600384
gpgpu_n_tot_w_icount = 18268762
gpgpu_n_stall_shd_mem = 37195910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1843032
gpgpu_n_mem_write_global = 302527
gpgpu_n_mem_texture = 1464910
gpgpu_n_mem_const = 7000
gpgpu_n_load_insn  = 39757252
gpgpu_n_store_insn = 1518766
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 6806129
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20773351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44843804	W0_Idle:12852497	W0_Scoreboard:171000784	W1:183539	W2:154514	W3:155981	W4:123314	W5:88291	W6:43588	W7:22948	W8:8479	W9:3425	W10:1566	W11:1230	W12:1124	W13:898	W14:1412	W15:1122	W16:1799	W17:2737	W18:3852	W19:8914	W20:10617	W21:17896	W22:25702	W23:24396	W24:26277	W25:26501	W26:20108	W27:11489	W28:5118	W29:2029	W30:776	W31:0	W32:17289221
Warp Occupancy Distribution:
Stall:37729299	W0_Idle:7381933	W0_Scoreboard:70351338	W1:183539	W2:154514	W3:155981	W4:123314	W5:88291	W6:43588	W7:22948	W8:8479	W9:3425	W10:1566	W11:1230	W12:1124	W13:898	W14:1412	W15:1122	W16:1799	W17:2737	W18:3852	W19:8914	W20:10617	W21:17896	W22:25702	W23:24396	W24:26277	W25:26501	W26:20108	W27:11489	W28:5118	W29:2029	W30:776	W31:0	W32:7056468
Warp Occupancy Distribution:
Stall:7114505	W0_Idle:5470564	W0_Scoreboard:100649446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10232753
warp_utilization0: 0.073973
warp_utilization1: 0.065070
warp_utilization2: 0.082878
traffic_breakdown_coretomem[CONST_ACC_R] = 56000 {8:7000,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14744256 {8:1843032,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16328280 {40:250743,72:11626,136:40158,}
traffic_breakdown_coretomem[INST_ACC_R] = 41840 {8:5230,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11719280 {8:1464910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 504000 {72:7000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250610056 {136:1842721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419680 {8:302460,}
traffic_breakdown_memtocore[INST_ACC_R] = 711280 {136:5230,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 199227760 {136:1464910,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 632 
averagemflatency_1 = 673 
averagemflatency_2= 583 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2062856 
mrq_lat_table:879322 	39561 	47362 	98053 	274965 	287274 	240933 	125815 	28549 	2313 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9933 	36023 	87826 	253162 	1095130 	1683804 	444112 	7027 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	457652 	133546 	189882 	362073 	635008 	910513 	807701 	123698 	2519 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115826 	2878639 	315595 	4560 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	113616 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	453 	3666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        24        25        21        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        21        20        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.540599  1.521190  1.550467  1.538507  1.679072  1.679283  1.541611  1.529151  1.595167  1.585833  1.574520  1.571003  1.472149  1.487357  1.512287  1.500711 
dram[1]:  1.526105  1.537217  1.560921  1.536950  1.655209  1.636778  1.548555  1.532998  1.587136  1.572659  1.562426  1.572690  1.476768  1.465447  1.520286  1.498486 
dram[2]:  1.513225  1.534844  1.554057  1.540550  1.673800  1.657358  1.543715  1.534264  1.573852  1.596694  1.571018  1.568203  1.493168  1.476825  1.495003  1.502430 
dram[3]:  1.516184  1.525567  1.536678  1.554829  1.667739  1.662334  1.522343  1.549788  1.590232  1.587307  1.566599  1.567873  1.485303  1.470436  1.493312  1.517865 
dram[4]:  1.518474  1.523456  1.539723  1.552979  1.706245  1.666270  1.544888  1.553983  1.587157  1.571278  1.563765  1.579564  1.481079  1.475374  1.499418  1.513189 
dram[5]:  1.526338  1.516412  1.547237  1.536779  1.686303  1.660852  1.538907  1.526372  1.597317  1.588644  1.576155  1.579767  1.476666  1.476733  1.515586  1.504689 
average row locality = 2024156/1300347 = 1.556628
average row locality_1 = 1173273/710538 = 1.651246
average row locality_2 = 850883/589809 = 1.442642
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16807     16721     16867     16798     19949     19954     20548     20316     20699     20548     20473     20610     18217     18188     17314     17209 
dram[1]:     16804     16733     16748     16867     19850     19865     20429     20466     20643     20452     20791     20789     18187     18173     17150     17094 
dram[2]:     16740     16629     16792     16866     19848     19877     20381     20483     20741     20632     20527     20478     18143     18052     17230     17206 
dram[3]:     16673     16672     16804     16654     20059     20062     20433     20462     20739     20829     20854     20656     18320     18188     17244     16987 
dram[4]:     16760     16699     16888     16794     20022     20073     20504     20453     20563     20638     20610     20414     18234     17919     17304     17282 
dram[5]:     16716     16834     16788     16752     20005     20170     20516     20440     20675     20837     20940     20868     18256     18160     17113     17075 
total reads: 1807822
bank skew: 20940/16629 = 1.26
chip skew: 302145/300625 = 1.01
number of total write accesses:
dram[0]:      1104      1118      1413      1421      5227      5336      2459      2424      3463      3297      2959      3120       706       694       717       726 
dram[1]:      1114      1131      1418      1435      5142      4942      2502      2414      3391      3097      3011      2902       692       658       724       726 
dram[2]:      1110      1123      1420      1408      5336      5048      2537      2376      3564      3419      2988      2929       653       556       722       724 
dram[3]:      1127      1139      1421      1424      5344      5134      2358      2588      3485      3506      3104      3033       680       538       731       728 
dram[4]:      1117      1130      1427      1424      5413      5156      2555      2490      3411      3280      3031      2913       709       504       731       731 
dram[5]:      1133      1137      1440      1445      5529      5060      2603      2422      3379      3420      3213      3165       666       500       730       736 
total reads: 216336
bank skew: 5529/500 = 11.06
chip skew: 36578/35299 = 1.04
average mf latency per bank:
dram[0]:        782       783       907       900      1279      1280      1797      1807      1249      1271      1149      1145      1007       989       812       799
dram[1]:        735       732       845       865      1195      1292      1695      1733      1190      1222      1057      1068       906       911       721       730
dram[2]:        757       794       872       925      1259      1373      1765      1848      1235      1280      1148      1183       996      1200       791       818
dram[3]:        733       745       836       868      1197      1294      1694      1738      1167      1210      1051      1064       890       917       724       729
dram[4]:        791       802       906       932      1282      1389      1793      1850      1272      1292      1169      1169      1024      1020       815       825
dram[5]:        703       765       825       906      1196      1335      1670      1798      1185      1224      1045      1075       884       924       711       743
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1635735 n_act=216427 n_pre=216411 n_req=326228 n_req_1=83675 n_req_2=242553 n_req_3=0 n_rd=602432 n_write=51965 bw_util=0.4642 bw_util_1=0.111 bw_util_2=0.3532 bw_util_3=0 blp=5.336114 blp_1= 2.070479 blp_2= 3.814428 blp_3= -nan
 n_activity=2534768 dram_eff=0.4987 dram_eff_1=0.1193 dram_eff_2=0.3795 dram_eff_3=0
bk0: 33614a 2102083i bk1: 33442a 2093022i bk2: 33734a 2060279i bk3: 33596a 2054946i bk4: 39898a 1670414i bk5: 39908a 1642997i bk6: 41096a 1823118i bk7: 40632a 1812378i bk8: 41398a 1815176i bk9: 41092a 1821052i bk10: 40946a 1826126i bk11: 41220a 1799345i bk12: 36434a 2029840i bk13: 36376a 2033608i bk14: 34628a 2049336i bk15: 34418a 2035591i 
bw_dist = 0.111	0.353	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20123
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1636821 n_act=216595 n_pre=216579 n_req=325371 n_req_1=82164 n_req_2=243207 n_req_3=0 n_rd=602081 n_write=50894 bw_util=0.4635 bw_util_1=0.1094 bw_util_2=0.3541 bw_util_3=0 blp=5.263803 blp_1= 2.020983 blp_2= 3.791865 blp_3= -nan
 n_activity=2534552 dram_eff=0.4979 dram_eff_1=0.1175 dram_eff_2=0.3804 dram_eff_3=0
bk0: 33608a 2102108i bk1: 33466a 2095085i bk2: 33496a 2079998i bk3: 33734a 2053514i bk4: 39700a 1689315i bk5: 39730a 1673215i bk6: 40858a 1833094i bk7: 40932a 1819663i bk8: 41286a 1824209i bk9: 40904a 1835346i bk10: 41581a 1824728i bk11: 41578a 1813617i bk12: 36374a 2043678i bk13: 36346a 2033476i bk14: 34300a 2062676i bk15: 34188a 2045204i 
bw_dist = 0.109	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.74563
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1637461 n_act=216304 n_pre=216288 n_req=325308 n_req_1=82661 n_req_2=242647 n_req_3=0 n_rd=601250 n_write=51667 bw_util=0.4631 bw_util_1=0.1098 bw_util_2=0.3533 bw_util_3=0 blp=5.338297 blp_1= 2.047238 blp_2= 3.824628 blp_3= -nan
 n_activity=2533563 dram_eff=0.4977 dram_eff_1=0.118 dram_eff_2=0.3797 dram_eff_3=0
bk0: 33480a 2093492i bk1: 33258a 2095483i bk2: 33584a 2062173i bk3: 33732a 2053768i bk4: 39696a 1661916i bk5: 39754a 1660307i bk6: 40762a 1825626i bk7: 40966a 1808889i bk8: 41482a 1802389i bk9: 41264a 1800380i bk10: 41054a 1820598i bk11: 40956a 1811591i bk12: 36286a 2045477i bk13: 36104a 2042762i bk14: 34460a 2044839i bk15: 34412a 2040206i 
bw_dist = 0.110	0.353	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.16892
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1632816 n_act=217337 n_pre=217321 n_req=326692 n_req_1=83396 n_req_2=243296 n_req_3=0 n_rd=603272 n_write=52224 bw_util=0.4649 bw_util_1=0.1107 bw_util_2=0.3542 bw_util_3=0 blp=5.261423 blp_1= 2.033066 blp_2= 3.771366 blp_3= -nan
 n_activity=2543413 dram_eff=0.4977 dram_eff_1=0.1185 dram_eff_2=0.3792 dram_eff_3=0
bk0: 33346a 2102139i bk1: 33344a 2097489i bk2: 33608a 2073410i bk3: 33308a 2070992i bk4: 40118a 1666822i bk5: 40124a 1666365i bk6: 40866a 1840990i bk7: 40924a 1815154i bk8: 41478a 1821746i bk9: 41658a 1804492i bk10: 41708a 1812500i bk11: 41312a 1808362i bk12: 36640a 2043692i bk13: 36376a 2048930i bk14: 34488a 2053957i bk15: 33974a 2054855i 
bw_dist = 0.111	0.354	0.000	0.469	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87004
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1636270 n_act=216262 n_pre=216246 n_req=325891 n_req_1=83430 n_req_2=242461 n_req_3=0 n_rd=602314 n_write=51878 bw_util=0.4639 bw_util_1=0.1108 bw_util_2=0.3531 bw_util_3=0 blp=5.344613 blp_1= 2.055459 blp_2= 3.817385 blp_3= -nan
 n_activity=2529101 dram_eff=0.4995 dram_eff_1=0.1193 dram_eff_2=0.3801 dram_eff_3=0
bk0: 33520a 2093174i bk1: 33398a 2088025i bk2: 33776a 2057418i bk3: 33588a 2054680i bk4: 40044a 1661464i bk5: 40146a 1652128i bk6: 41008a 1823978i bk7: 40906a 1799244i bk8: 41126a 1812730i bk9: 41276a 1809742i bk10: 41220a 1822615i bk11: 40828a 1818125i bk12: 36468a 2031660i bk13: 35838a 2056535i bk14: 34608a 2046833i bk15: 34564a 2038386i 
bw_dist = 0.111	0.353	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25809
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1631326 n_act=217426 n_pre=217410 n_req=327341 n_req_1=84086 n_req_2=243255 n_req_3=0 n_rd=604290 n_write=52518 bw_util=0.4657 bw_util_1=0.1115 bw_util_2=0.3542 bw_util_3=0 blp=5.300406 blp_1= 2.058987 blp_2= 3.786011 blp_3= -nan
 n_activity=2540078 dram_eff=0.4992 dram_eff_1=0.1196 dram_eff_2=0.3797 dram_eff_3=0
bk0: 33432a 2106255i bk1: 33668a 2089261i bk2: 33576a 2069802i bk3: 33504a 2058795i bk4: 40010a 1658137i bk5: 40340a 1659860i bk6: 41032a 1822960i bk7: 40880a 1812553i bk8: 41350a 1830247i bk9: 41674a 1802948i bk10: 41880a 1804606i bk11: 41736a 1791794i bk12: 36512a 2039601i bk13: 36320a 2045569i bk14: 34226a 2061936i bk15: 34150a 2046111i 
bw_dist = 0.112	0.354	0.000	0.467	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.90477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 303453, Miss = 150874, Miss_rate = 0.497, Pending_hits = 4268, Reservation_fails = 78214
L2_cache_bank[1]: Access = 302502, Miss = 150344, Miss_rate = 0.497, Pending_hits = 4238, Reservation_fails = 79632
L2_cache_bank[2]: Access = 299437, Miss = 150603, Miss_rate = 0.503, Pending_hits = 4197, Reservation_fails = 52805
L2_cache_bank[3]: Access = 300008, Miss = 150439, Miss_rate = 0.501, Pending_hits = 4186, Reservation_fails = 56889
L2_cache_bank[4]: Access = 303325, Miss = 150402, Miss_rate = 0.496, Pending_hits = 4202, Reservation_fails = 67351
L2_cache_bank[5]: Access = 305590, Miss = 150224, Miss_rate = 0.492, Pending_hits = 4231, Reservation_fails = 83200
L2_cache_bank[6]: Access = 299051, Miss = 151127, Miss_rate = 0.505, Pending_hits = 4302, Reservation_fails = 53175
L2_cache_bank[7]: Access = 300330, Miss = 150510, Miss_rate = 0.501, Pending_hits = 4137, Reservation_fails = 64119
L2_cache_bank[8]: Access = 302875, Miss = 150887, Miss_rate = 0.498, Pending_hits = 4246, Reservation_fails = 79237
L2_cache_bank[9]: Access = 304711, Miss = 150272, Miss_rate = 0.493, Pending_hits = 4368, Reservation_fails = 85369
L2_cache_bank[10]: Access = 299032, Miss = 151009, Miss_rate = 0.505, Pending_hits = 4171, Reservation_fails = 51303
L2_cache_bank[11]: Access = 302130, Miss = 151136, Miss_rate = 0.500, Pending_hits = 4416, Reservation_fails = 66840
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303453, Miss = 150874 (0.497), PendingHit = 4268 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302502, Miss = 150344 (0.497), PendingHit = 4238 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299437, Miss = 150603 (0.503), PendingHit = 4197 (0.014)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300008, Miss = 150439 (0.501), PendingHit = 4186 (0.014)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303325, Miss = 150402 (0.496), PendingHit = 4202 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305590, Miss = 150224 (0.492), PendingHit = 4231 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299051, Miss = 151127 (0.505), PendingHit = 4302 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300330, Miss = 150510 (0.501), PendingHit = 4137 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302875, Miss = 150887 (0.498), PendingHit = 4246 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304711, Miss = 150272 (0.493), PendingHit = 4368 (0.0143)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299032, Miss = 151009 (0.505), PendingHit = 4171 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302130, Miss = 151136 (0.5), PendingHit = 4416 (0.0146)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.500
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 1951476
Stream 1: Misses  = 974893
Stream 2: Accesses  = 1670968
Stream 2: Misses  = 832934
Stream 1+2: Accesses  = 3622444
Stream 1+2: Misses  = 1807827
Total Accesses  = 3622444
MPKI-CORES
CORE_L2MPKI_0	43.124
CORE_L2MPKI_1	47.068
CORE_L2MPKI_2	43.445
CORE_L2MPKI_3	46.630
CORE_L2MPKI_4	43.220
CORE_L2MPKI_5	44.139
CORE_L2MPKI_6	43.859
CORE_L2MPKI_7	45.403
CORE_L2MPKI_8	43.365
CORE_L2MPKI_9	46.861
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.574
CORE_L2MPKI_14	2.597
CORE_L2MPKI_15	2.613
CORE_L2MPKI_16	2.567
CORE_L2MPKI_17	2.604
CORE_L2MPKI_18	2.566
CORE_L2MPKI_19	2.569
CORE_L2MPKI_20	2.537
CORE_L2MPKI_21	2.589
CORE_L2MPKI_22	2.577
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.587
CORE_L2MPKI_25	2.604
CORE_L2MPKI_26	2.589
CORE_L2MPKI_27	2.639
CORE_L2MPKI_28	2.597
CORE_L2MPKI_29	2.613
CORE_L2MPKI_30	2.581
CORE_L2MPKI_31	2.580
CORE_L2MPKI_32	2.555
CORE_L2MPKI_33	2.558
CORE_L2MPKI_34	2.584
CORE_L2MPKI_35	2.663
CORE_L2MPKI_36	2.572
CORE_L2MPKI_37	2.574
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.626
CORE_L2MPKI_40	2.582
CORE_L2MPKI_41	2.581
CORE_L2MPKI_42	2.561
CORE_L2MPKI_43	2.556
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.603
CORE_L2MPKI_46	2.522
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.602
CORE_L2MPKI_49	2.588
CORE_L2MPKI_50	2.548
CORE_L2MPKI_51	2.574
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.605
CORE_L2MPKI_54	2.524
CORE_L2MPKI_55	2.600
CORE_L2MPKI_56	2.553
CORE_L2MPKI_57	2.571
CORE_L2MPKI_58	2.543
CORE_L2MPKI_59	2.523
Avg_MPKI_Stream1= 16.634
Avg_MPKI_Stream2= 2.572
MISSES-CORES
CORE_MISSES_0	40039
CORE_MISSES_1	41184
CORE_MISSES_2	40012
CORE_MISSES_3	40590
CORE_MISSES_4	40769
CORE_MISSES_5	38625
CORE_MISSES_6	40609
CORE_MISSES_7	40351
CORE_MISSES_8	39488
CORE_MISSES_9	39850
CORE_MISSES_10	28535
CORE_MISSES_11	29648
CORE_MISSES_12	29295
CORE_MISSES_13	27934
CORE_MISSES_14	28268
CORE_MISSES_15	28729
CORE_MISSES_16	27186
CORE_MISSES_17	28988
CORE_MISSES_18	27293
CORE_MISSES_19	28513
CORE_MISSES_20	27425
CORE_MISSES_21	28865
CORE_MISSES_22	27790
CORE_MISSES_23	29739
CORE_MISSES_24	28747
CORE_MISSES_25	29281
CORE_MISSES_26	29032
CORE_MISSES_27	30056
CORE_MISSES_28	28699
CORE_MISSES_29	29353
CORE_MISSES_30	27435
CORE_MISSES_31	28039
CORE_MISSES_32	27860
CORE_MISSES_33	26940
CORE_MISSES_34	26933
CORE_MISSES_35	28156
CORE_MISSES_36	28134
CORE_MISSES_37	27929
CORE_MISSES_38	28190
CORE_MISSES_39	27282
CORE_MISSES_40	27791
CORE_MISSES_41	27445
CORE_MISSES_42	28571
CORE_MISSES_43	28003
CORE_MISSES_44	28032
CORE_MISSES_45	27084
CORE_MISSES_46	28677
CORE_MISSES_47	28930
CORE_MISSES_48	27980
CORE_MISSES_49	27859
CORE_MISSES_50	27887
CORE_MISSES_51	27857
CORE_MISSES_52	27821
CORE_MISSES_53	27217
CORE_MISSES_54	27895
CORE_MISSES_55	27722
CORE_MISSES_56	28153
CORE_MISSES_57	26615
CORE_MISSES_58	27487
CORE_MISSES_59	27010
L2_MISSES = 1807827
L2_total_cache_accesses = 3622444
L2_total_cache_misses = 1807827
L2_total_cache_miss_rate = 0.4991
L2_total_cache_pending_hits = 50962
L2_total_cache_reservation_fails = 818134
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1507255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 600808
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5303
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 797
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 900
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8256
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1266321
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37968
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160621
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 143485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8173
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16887765
icnt_total_pkts_simt_to_mem=4057326
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1752
gpu_ipc_2 =     263.6217
gpu_tot_sim_cycle_stream_1 = 2062850
gpu_tot_sim_cycle_stream_2 = 2060194
gpu_sim_insn_1 = 10675589
gpu_sim_insn_2 = 543111856
gpu_sim_cycle = 2062857
gpu_sim_insn = 553787445
gpu_ipc =     268.4565
gpu_tot_sim_cycle = 2062857
gpu_tot_sim_insn = 553787445
gpu_tot_ipc =     268.4565
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11299916
gpu_stall_icnt2sh    = 18242979
gpu_total_sim_rate=198917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9558536
	L1I_total_cache_misses = 37091
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 107114, Miss = 86733, Miss_rate = 0.810, Pending_hits = 6494, Reservation_fails = 1863769
	L1D_cache_core[1]: Access = 108733, Miss = 87710, Miss_rate = 0.807, Pending_hits = 6655, Reservation_fails = 1867918
	L1D_cache_core[2]: Access = 105590, Miss = 85563, Miss_rate = 0.810, Pending_hits = 6408, Reservation_fails = 1845325
	L1D_cache_core[3]: Access = 105257, Miss = 85629, Miss_rate = 0.814, Pending_hits = 6456, Reservation_fails = 1855258
	L1D_cache_core[4]: Access = 108375, Miss = 87075, Miss_rate = 0.803, Pending_hits = 6616, Reservation_fails = 1865661
	L1D_cache_core[5]: Access = 102378, Miss = 83076, Miss_rate = 0.811, Pending_hits = 6383, Reservation_fails = 1827368
	L1D_cache_core[6]: Access = 107148, Miss = 86724, Miss_rate = 0.809, Pending_hits = 6481, Reservation_fails = 1876483
	L1D_cache_core[7]: Access = 108065, Miss = 87251, Miss_rate = 0.807, Pending_hits = 6627, Reservation_fails = 1863083
	L1D_cache_core[8]: Access = 103861, Miss = 84104, Miss_rate = 0.810, Pending_hits = 6480, Reservation_fails = 1832780
	L1D_cache_core[9]: Access = 103799, Miss = 84140, Miss_rate = 0.811, Pending_hits = 6201, Reservation_fails = 1836323
	L1D_cache_core[10]: Access = 26728, Miss = 25859, Miss_rate = 0.967, Pending_hits = 174, Reservation_fails = 38462
	L1D_cache_core[11]: Access = 27612, Miss = 26950, Miss_rate = 0.976, Pending_hits = 113, Reservation_fails = 32877
	L1D_cache_core[12]: Access = 28702, Miss = 27125, Miss_rate = 0.945, Pending_hits = 220, Reservation_fails = 44105
	L1D_cache_core[13]: Access = 27150, Miss = 26111, Miss_rate = 0.962, Pending_hits = 143, Reservation_fails = 45414
	L1D_cache_core[14]: Access = 26899, Miss = 26023, Miss_rate = 0.967, Pending_hits = 182, Reservation_fails = 39650
	L1D_cache_core[15]: Access = 27482, Miss = 26509, Miss_rate = 0.965, Pending_hits = 101, Reservation_fails = 37248
	L1D_cache_core[16]: Access = 26721, Miss = 25587, Miss_rate = 0.958, Pending_hits = 200, Reservation_fails = 44590
	L1D_cache_core[17]: Access = 27500, Miss = 26637, Miss_rate = 0.969, Pending_hits = 128, Reservation_fails = 32830
	L1D_cache_core[18]: Access = 25899, Miss = 25244, Miss_rate = 0.975, Pending_hits = 168, Reservation_fails = 35139
	L1D_cache_core[19]: Access = 27402, Miss = 26555, Miss_rate = 0.969, Pending_hits = 133, Reservation_fails = 35822
	L1D_cache_core[20]: Access = 25526, Miss = 25287, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 32055
	L1D_cache_core[21]: Access = 26193, Miss = 26111, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 22654
	L1D_cache_core[22]: Access = 25604, Miss = 25308, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 31276
	L1D_cache_core[23]: Access = 26664, Miss = 26605, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 17887
	L1D_cache_core[24]: Access = 26090, Miss = 25924, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 26223
	L1D_cache_core[25]: Access = 26390, Miss = 26348, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 22476
	L1D_cache_core[26]: Access = 26391, Miss = 26229, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 23880
	L1D_cache_core[27]: Access = 26813, Miss = 26735, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 21646
	L1D_cache_core[28]: Access = 25989, Miss = 25861, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 25772
	L1D_cache_core[29]: Access = 26382, Miss = 26307, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 23884
	L1D_cache_core[30]: Access = 24907, Miss = 24907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22868
	L1D_cache_core[31]: Access = 25526, Miss = 25526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25973
	L1D_cache_core[32]: Access = 25601, Miss = 25601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30151
	L1D_cache_core[33]: Access = 24739, Miss = 24739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29389
	L1D_cache_core[34]: Access = 24445, Miss = 24445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29769
	L1D_cache_core[35]: Access = 24933, Miss = 24933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30754
	L1D_cache_core[36]: Access = 25672, Miss = 25672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20695
	L1D_cache_core[37]: Access = 25579, Miss = 25579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26379
	L1D_cache_core[38]: Access = 26070, Miss = 26070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24071
	L1D_cache_core[39]: Access = 24405, Miss = 24405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30305
	L1D_cache_core[40]: Access = 25370, Miss = 25370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27636
	L1D_cache_core[41]: Access = 25056, Miss = 25056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30298
	L1D_cache_core[42]: Access = 26219, Miss = 26219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18804
	L1D_cache_core[43]: Access = 25826, Miss = 25826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26420
	L1D_cache_core[44]: Access = 25157, Miss = 25157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25211
	L1D_cache_core[45]: Access = 24532, Miss = 24532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29599
	L1D_cache_core[46]: Access = 26680, Miss = 26680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14526
	L1D_cache_core[47]: Access = 26510, Miss = 26510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19362
	L1D_cache_core[48]: Access = 25337, Miss = 25337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24523
	L1D_cache_core[49]: Access = 25263, Miss = 25263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25419
	L1D_cache_core[50]: Access = 25705, Miss = 25705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25437
	L1D_cache_core[51]: Access = 25369, Miss = 25369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22304
	L1D_cache_core[52]: Access = 26080, Miss = 26080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22596
	L1D_cache_core[53]: Access = 24590, Miss = 24590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27209
	L1D_cache_core[54]: Access = 25925, Miss = 25925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18484
	L1D_cache_core[55]: Access = 25146, Miss = 25146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29227
	L1D_cache_core[56]: Access = 25965, Miss = 25965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19959
	L1D_cache_core[57]: Access = 24295, Miss = 24295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25270
	L1D_cache_core[58]: Access = 25379, Miss = 25379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23447
	L1D_cache_core[59]: Access = 25177, Miss = 25177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26241
	L1D_total_cache_accesses = 2355915
	L1D_total_cache_misses = 2142778
	L1D_total_cache_miss_rate = 0.9095
	L1D_total_cache_pending_hits = 67101
	L1D_total_cache_reservation_fails = 19920184
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 900168
	L1C_total_cache_misses = 11098
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1464910
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 2421470
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1843035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16940176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 889070
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11098
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2421470
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1464910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2980008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9521445
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2029, 2453, 2040, 2479, 2429, 2472, 2414, 2906, 2029, 2385, 2939, 2398, 1554, 2405, 2481, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2364, 2034, 1934, 2051, 1811, 2021, 1748, 2036, 1735, 2064, 1562, 2021, 1622, 2479, 1609, 1563, 1588, 2453, 1597, 2064, 2001, 1976, 1582, 1954, 1988, 
gpgpu_n_tot_thrd_icount = 584600384
gpgpu_n_tot_w_icount = 18268762
gpgpu_n_stall_shd_mem = 37195910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1843032
gpgpu_n_mem_write_global = 302527
gpgpu_n_mem_texture = 1464910
gpgpu_n_mem_const = 7000
gpgpu_n_load_insn  = 39757252
gpgpu_n_store_insn = 1518766
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 6806129
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20773351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44843804	W0_Idle:12852497	W0_Scoreboard:171000784	W1:183539	W2:154514	W3:155981	W4:123314	W5:88291	W6:43588	W7:22948	W8:8479	W9:3425	W10:1566	W11:1230	W12:1124	W13:898	W14:1412	W15:1122	W16:1799	W17:2737	W18:3852	W19:8914	W20:10617	W21:17896	W22:25702	W23:24396	W24:26277	W25:26501	W26:20108	W27:11489	W28:5118	W29:2029	W30:776	W31:0	W32:17289221
Warp Occupancy Distribution:
Stall:37729299	W0_Idle:7381933	W0_Scoreboard:70351338	W1:183539	W2:154514	W3:155981	W4:123314	W5:88291	W6:43588	W7:22948	W8:8479	W9:3425	W10:1566	W11:1230	W12:1124	W13:898	W14:1412	W15:1122	W16:1799	W17:2737	W18:3852	W19:8914	W20:10617	W21:17896	W22:25702	W23:24396	W24:26277	W25:26501	W26:20108	W27:11489	W28:5118	W29:2029	W30:776	W31:0	W32:7056468
Warp Occupancy Distribution:
Stall:7114505	W0_Idle:5470564	W0_Scoreboard:100649446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10232753
warp_utilization0: 0.073973
warp_utilization1: 0.065070
warp_utilization2: 0.082878
traffic_breakdown_coretomem[CONST_ACC_R] = 56000 {8:7000,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14744256 {8:1843032,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16328280 {40:250743,72:11626,136:40158,}
traffic_breakdown_coretomem[INST_ACC_R] = 41840 {8:5230,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11719280 {8:1464910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 504000 {72:7000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250610056 {136:1842721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419680 {8:302460,}
traffic_breakdown_memtocore[INST_ACC_R] = 711280 {136:5230,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 199227760 {136:1464910,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 632 
averagemflatency_1 = 673 
averagemflatency_2= 583 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2062856 
mrq_lat_table:879322 	39561 	47362 	98053 	274965 	287274 	240933 	125815 	28549 	2313 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9933 	36023 	87826 	253162 	1095130 	1683804 	444112 	7027 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	457652 	133546 	189882 	362073 	635008 	910513 	807701 	123698 	2519 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115826 	2878639 	315595 	4560 	11 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	113616 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	453 	3666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        23        27        20        21        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        20        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        24        25        21        19        23        27        30        32        22        21        26 
dram[4]:        30        32        28        30        27        20        27        21        20        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7417      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      4366      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.540599  1.521190  1.550467  1.538507  1.679072  1.679283  1.541611  1.529151  1.595167  1.585833  1.574520  1.571003  1.472149  1.487357  1.512287  1.500711 
dram[1]:  1.526105  1.537217  1.560921  1.536950  1.655209  1.636778  1.548555  1.532998  1.587136  1.572659  1.562426  1.572690  1.476768  1.465447  1.520286  1.498486 
dram[2]:  1.513225  1.534844  1.554057  1.540550  1.673800  1.657358  1.543715  1.534264  1.573852  1.596694  1.571018  1.568203  1.493168  1.476825  1.495003  1.502430 
dram[3]:  1.516184  1.525567  1.536678  1.554829  1.667739  1.662334  1.522343  1.549788  1.590232  1.587307  1.566599  1.567873  1.485303  1.470436  1.493312  1.517865 
dram[4]:  1.518474  1.523456  1.539723  1.552979  1.706245  1.666270  1.544888  1.553983  1.587157  1.571278  1.563765  1.579564  1.481079  1.475374  1.499418  1.513189 
dram[5]:  1.526338  1.516412  1.547237  1.536779  1.686303  1.660852  1.538907  1.526372  1.597317  1.588644  1.576155  1.579767  1.476666  1.476733  1.515586  1.504689 
average row locality = 2024156/1300347 = 1.556628
average row locality_1 = 1173273/710538 = 1.651246
average row locality_2 = 850883/589809 = 1.442642
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16807     16721     16867     16798     19949     19954     20548     20316     20699     20548     20473     20610     18217     18188     17314     17209 
dram[1]:     16804     16733     16748     16867     19850     19865     20429     20466     20643     20452     20791     20789     18187     18173     17150     17094 
dram[2]:     16740     16629     16792     16866     19848     19877     20381     20483     20741     20632     20527     20478     18143     18052     17230     17206 
dram[3]:     16673     16672     16804     16654     20059     20062     20433     20462     20739     20829     20854     20656     18320     18188     17244     16987 
dram[4]:     16760     16699     16888     16794     20022     20073     20504     20453     20563     20638     20610     20414     18234     17919     17304     17282 
dram[5]:     16716     16834     16788     16752     20005     20170     20516     20440     20675     20837     20940     20868     18256     18160     17113     17075 
total reads: 1807822
bank skew: 20940/16629 = 1.26
chip skew: 302145/300625 = 1.01
number of total write accesses:
dram[0]:      1104      1118      1413      1421      5227      5336      2459      2424      3463      3297      2959      3120       706       694       717       726 
dram[1]:      1114      1131      1418      1435      5142      4942      2502      2414      3391      3097      3011      2902       692       658       724       726 
dram[2]:      1110      1123      1420      1408      5336      5048      2537      2376      3564      3419      2988      2929       653       556       722       724 
dram[3]:      1127      1139      1421      1424      5344      5134      2358      2588      3485      3506      3104      3033       680       538       731       728 
dram[4]:      1117      1130      1427      1424      5413      5156      2555      2490      3411      3280      3031      2913       709       504       731       731 
dram[5]:      1133      1137      1440      1445      5529      5060      2603      2422      3379      3420      3213      3165       666       500       730       736 
total reads: 216336
bank skew: 5529/500 = 11.06
chip skew: 36578/35299 = 1.04
average mf latency per bank:
dram[0]:        782       783       907       900      1279      1280      1797      1807      1249      1271      1149      1145      1007       989       812       799
dram[1]:        735       732       845       865      1195      1292      1695      1733      1190      1222      1057      1068       906       911       721       730
dram[2]:        757       794       872       925      1259      1373      1765      1848      1235      1280      1148      1183       996      1200       791       818
dram[3]:        733       745       836       868      1197      1294      1694      1738      1167      1210      1051      1064       890       917       724       729
dram[4]:        791       802       906       932      1282      1389      1793      1850      1272      1292      1169      1169      1024      1020       815       825
dram[5]:        703       765       825       906      1196      1335      1670      1798      1185      1224      1045      1075       884       924       711       743
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3233
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      3947      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3231      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1635735 n_act=216427 n_pre=216411 n_req=326228 n_req_1=83675 n_req_2=242553 n_req_3=0 n_rd=602432 n_write=51965 bw_util=0.4642 bw_util_1=0.111 bw_util_2=0.3532 bw_util_3=0 blp=5.336114 blp_1= 2.070479 blp_2= 3.814428 blp_3= -nan
 n_activity=2534768 dram_eff=0.4987 dram_eff_1=0.1193 dram_eff_2=0.3795 dram_eff_3=0
bk0: 33614a 2102083i bk1: 33442a 2093022i bk2: 33734a 2060279i bk3: 33596a 2054946i bk4: 39898a 1670414i bk5: 39908a 1642997i bk6: 41096a 1823118i bk7: 40632a 1812378i bk8: 41398a 1815176i bk9: 41092a 1821052i bk10: 40946a 1826126i bk11: 41220a 1799345i bk12: 36434a 2029840i bk13: 36376a 2033608i bk14: 34628a 2049336i bk15: 34418a 2035591i 
bw_dist = 0.111	0.353	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20123
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1636821 n_act=216595 n_pre=216579 n_req=325371 n_req_1=82164 n_req_2=243207 n_req_3=0 n_rd=602081 n_write=50894 bw_util=0.4635 bw_util_1=0.1094 bw_util_2=0.3541 bw_util_3=0 blp=5.263803 blp_1= 2.020983 blp_2= 3.791865 blp_3= -nan
 n_activity=2534552 dram_eff=0.4979 dram_eff_1=0.1175 dram_eff_2=0.3804 dram_eff_3=0
bk0: 33608a 2102108i bk1: 33466a 2095085i bk2: 33496a 2079998i bk3: 33734a 2053514i bk4: 39700a 1689315i bk5: 39730a 1673215i bk6: 40858a 1833094i bk7: 40932a 1819663i bk8: 41286a 1824209i bk9: 40904a 1835346i bk10: 41581a 1824728i bk11: 41578a 1813617i bk12: 36374a 2043678i bk13: 36346a 2033476i bk14: 34300a 2062676i bk15: 34188a 2045204i 
bw_dist = 0.109	0.354	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.74563
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1637461 n_act=216304 n_pre=216288 n_req=325308 n_req_1=82661 n_req_2=242647 n_req_3=0 n_rd=601250 n_write=51667 bw_util=0.4631 bw_util_1=0.1098 bw_util_2=0.3533 bw_util_3=0 blp=5.338297 blp_1= 2.047238 blp_2= 3.824628 blp_3= -nan
 n_activity=2533563 dram_eff=0.4977 dram_eff_1=0.118 dram_eff_2=0.3797 dram_eff_3=0
bk0: 33480a 2093492i bk1: 33258a 2095483i bk2: 33584a 2062173i bk3: 33732a 2053768i bk4: 39696a 1661916i bk5: 39754a 1660307i bk6: 40762a 1825626i bk7: 40966a 1808889i bk8: 41482a 1802389i bk9: 41264a 1800380i bk10: 41054a 1820598i bk11: 40956a 1811591i bk12: 36286a 2045477i bk13: 36104a 2042762i bk14: 34460a 2044839i bk15: 34412a 2040206i 
bw_dist = 0.110	0.353	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.16892
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1632816 n_act=217337 n_pre=217321 n_req=326692 n_req_1=83396 n_req_2=243296 n_req_3=0 n_rd=603272 n_write=52224 bw_util=0.4649 bw_util_1=0.1107 bw_util_2=0.3542 bw_util_3=0 blp=5.261423 blp_1= 2.033066 blp_2= 3.771366 blp_3= -nan
 n_activity=2543413 dram_eff=0.4977 dram_eff_1=0.1185 dram_eff_2=0.3792 dram_eff_3=0
bk0: 33346a 2102139i bk1: 33344a 2097489i bk2: 33608a 2073410i bk3: 33308a 2070992i bk4: 40118a 1666822i bk5: 40124a 1666365i bk6: 40866a 1840990i bk7: 40924a 1815154i bk8: 41478a 1821746i bk9: 41658a 1804492i bk10: 41708a 1812500i bk11: 41312a 1808362i bk12: 36640a 2043692i bk13: 36376a 2048930i bk14: 34488a 2053957i bk15: 33974a 2054855i 
bw_dist = 0.111	0.354	0.000	0.469	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87004
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1636270 n_act=216262 n_pre=216246 n_req=325891 n_req_1=83430 n_req_2=242461 n_req_3=0 n_rd=602314 n_write=51878 bw_util=0.4639 bw_util_1=0.1108 bw_util_2=0.3531 bw_util_3=0 blp=5.344613 blp_1= 2.055459 blp_2= 3.817385 blp_3= -nan
 n_activity=2529101 dram_eff=0.4995 dram_eff_1=0.1193 dram_eff_2=0.3801 dram_eff_3=0
bk0: 33520a 2093174i bk1: 33398a 2088025i bk2: 33776a 2057418i bk3: 33588a 2054680i bk4: 40044a 1661464i bk5: 40146a 1652128i bk6: 41008a 1823978i bk7: 40906a 1799244i bk8: 41126a 1812730i bk9: 41276a 1809742i bk10: 41220a 1822615i bk11: 40828a 1818125i bk12: 36468a 2031660i bk13: 35838a 2056535i bk14: 34608a 2046833i bk15: 34564a 2038386i 
bw_dist = 0.111	0.353	0.000	0.465	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25809
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2722970 n_nop=1631326 n_act=217426 n_pre=217410 n_req=327341 n_req_1=84086 n_req_2=243255 n_req_3=0 n_rd=604290 n_write=52518 bw_util=0.4657 bw_util_1=0.1115 bw_util_2=0.3542 bw_util_3=0 blp=5.300406 blp_1= 2.058987 blp_2= 3.786011 blp_3= -nan
 n_activity=2540078 dram_eff=0.4992 dram_eff_1=0.1196 dram_eff_2=0.3797 dram_eff_3=0
bk0: 33432a 2106255i bk1: 33668a 2089261i bk2: 33576a 2069802i bk3: 33504a 2058795i bk4: 40010a 1658137i bk5: 40340a 1659860i bk6: 41032a 1822960i bk7: 40880a 1812553i bk8: 41350a 1830247i bk9: 41674a 1802948i bk10: 41880a 1804606i bk11: 41736a 1791794i bk12: 36512a 2039601i bk13: 36320a 2045569i bk14: 34226a 2061936i bk15: 34150a 2046111i 
bw_dist = 0.112	0.354	0.000	0.467	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.90477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 303453, Miss = 150874, Miss_rate = 0.497, Pending_hits = 4268, Reservation_fails = 78214
L2_cache_bank[1]: Access = 302502, Miss = 150344, Miss_rate = 0.497, Pending_hits = 4238, Reservation_fails = 79632
L2_cache_bank[2]: Access = 299437, Miss = 150603, Miss_rate = 0.503, Pending_hits = 4197, Reservation_fails = 52805
L2_cache_bank[3]: Access = 300008, Miss = 150439, Miss_rate = 0.501, Pending_hits = 4186, Reservation_fails = 56889
L2_cache_bank[4]: Access = 303325, Miss = 150402, Miss_rate = 0.496, Pending_hits = 4202, Reservation_fails = 67351
L2_cache_bank[5]: Access = 305590, Miss = 150224, Miss_rate = 0.492, Pending_hits = 4231, Reservation_fails = 83200
L2_cache_bank[6]: Access = 299051, Miss = 151127, Miss_rate = 0.505, Pending_hits = 4302, Reservation_fails = 53175
L2_cache_bank[7]: Access = 300330, Miss = 150510, Miss_rate = 0.501, Pending_hits = 4137, Reservation_fails = 64119
L2_cache_bank[8]: Access = 302875, Miss = 150887, Miss_rate = 0.498, Pending_hits = 4246, Reservation_fails = 79237
L2_cache_bank[9]: Access = 304711, Miss = 150272, Miss_rate = 0.493, Pending_hits = 4368, Reservation_fails = 85369
L2_cache_bank[10]: Access = 299032, Miss = 151009, Miss_rate = 0.505, Pending_hits = 4171, Reservation_fails = 51303
L2_cache_bank[11]: Access = 302130, Miss = 151136, Miss_rate = 0.500, Pending_hits = 4416, Reservation_fails = 66840
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303453, Miss = 150874 (0.497), PendingHit = 4268 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302502, Miss = 150344 (0.497), PendingHit = 4238 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299437, Miss = 150603 (0.503), PendingHit = 4197 (0.014)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300008, Miss = 150439 (0.501), PendingHit = 4186 (0.014)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303325, Miss = 150402 (0.496), PendingHit = 4202 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305590, Miss = 150224 (0.492), PendingHit = 4231 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299051, Miss = 151127 (0.505), PendingHit = 4302 (0.0144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300330, Miss = 150510 (0.501), PendingHit = 4137 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302875, Miss = 150887 (0.498), PendingHit = 4246 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304711, Miss = 150272 (0.493), PendingHit = 4368 (0.0143)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299032, Miss = 151009 (0.505), PendingHit = 4171 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302130, Miss = 151136 (0.5), PendingHit = 4416 (0.0146)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.500
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 1951476
Stream 1: Misses  = 974893
Stream 2: Accesses  = 1670968
Stream 2: Misses  = 832934
Stream 1+2: Accesses  = 3622444
Stream 1+2: Misses  = 1807827
Total Accesses  = 3622444
MPKI-CORES
CORE_L2MPKI_0	43.124
CORE_L2MPKI_1	47.068
CORE_L2MPKI_2	43.445
CORE_L2MPKI_3	46.630
CORE_L2MPKI_4	43.220
CORE_L2MPKI_5	44.139
CORE_L2MPKI_6	43.859
CORE_L2MPKI_7	45.403
CORE_L2MPKI_8	43.365
CORE_L2MPKI_9	46.861
CORE_L2MPKI_10	2.626
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.636
CORE_L2MPKI_13	2.574
CORE_L2MPKI_14	2.597
CORE_L2MPKI_15	2.613
CORE_L2MPKI_16	2.567
CORE_L2MPKI_17	2.604
CORE_L2MPKI_18	2.566
CORE_L2MPKI_19	2.569
CORE_L2MPKI_20	2.537
CORE_L2MPKI_21	2.589
CORE_L2MPKI_22	2.577
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.587
CORE_L2MPKI_25	2.604
CORE_L2MPKI_26	2.589
CORE_L2MPKI_27	2.639
CORE_L2MPKI_28	2.597
CORE_L2MPKI_29	2.613
CORE_L2MPKI_30	2.581
CORE_L2MPKI_31	2.580
CORE_L2MPKI_32	2.555
CORE_L2MPKI_33	2.558
CORE_L2MPKI_34	2.584
CORE_L2MPKI_35	2.663
CORE_L2MPKI_36	2.572
CORE_L2MPKI_37	2.574
CORE_L2MPKI_38	2.539
CORE_L2MPKI_39	2.626
CORE_L2MPKI_40	2.582
CORE_L2MPKI_41	2.581
CORE_L2MPKI_42	2.561
CORE_L2MPKI_43	2.556
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.603
CORE_L2MPKI_46	2.522
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.602
CORE_L2MPKI_49	2.588
CORE_L2MPKI_50	2.548
CORE_L2MPKI_51	2.574
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.605
CORE_L2MPKI_54	2.524
CORE_L2MPKI_55	2.600
CORE_L2MPKI_56	2.553
CORE_L2MPKI_57	2.571
CORE_L2MPKI_58	2.543
CORE_L2MPKI_59	2.523
Avg_MPKI_Stream1= 16.634
Avg_MPKI_Stream2= 2.572
MISSES-CORES
CORE_MISSES_0	40039
CORE_MISSES_1	41184
CORE_MISSES_2	40012
CORE_MISSES_3	40590
CORE_MISSES_4	40769
CORE_MISSES_5	38625
CORE_MISSES_6	40609
CORE_MISSES_7	40351
CORE_MISSES_8	39488
CORE_MISSES_9	39850
CORE_MISSES_10	28535
CORE_MISSES_11	29648
CORE_MISSES_12	29295
CORE_MISSES_13	27934
CORE_MISSES_14	28268
CORE_MISSES_15	28729
CORE_MISSES_16	27186
CORE_MISSES_17	28988
CORE_MISSES_18	27293
CORE_MISSES_19	28513
CORE_MISSES_20	27425
CORE_MISSES_21	28865
CORE_MISSES_22	27790
CORE_MISSES_23	29739
CORE_MISSES_24	28747
CORE_MISSES_25	29281
CORE_MISSES_26	29032
CORE_MISSES_27	30056
CORE_MISSES_28	28699
CORE_MISSES_29	29353
CORE_MISSES_30	27435
CORE_MISSES_31	28039
CORE_MISSES_32	27860
CORE_MISSES_33	26940
CORE_MISSES_34	26933
CORE_MISSES_35	28156
CORE_MISSES_36	28134
CORE_MISSES_37	27929
CORE_MISSES_38	28190
CORE_MISSES_39	27282
CORE_MISSES_40	27791
CORE_MISSES_41	27445
CORE_MISSES_42	28571
CORE_MISSES_43	28003
CORE_MISSES_44	28032
CORE_MISSES_45	27084
CORE_MISSES_46	28677
CORE_MISSES_47	28930
CORE_MISSES_48	27980
CORE_MISSES_49	27859
CORE_MISSES_50	27887
CORE_MISSES_51	27857
CORE_MISSES_52	27821
CORE_MISSES_53	27217
CORE_MISSES_54	27895
CORE_MISSES_55	27722
CORE_MISSES_56	28153
CORE_MISSES_57	26615
CORE_MISSES_58	27487
CORE_MISSES_59	27010
L2_MISSES = 1807827
L2_total_cache_accesses = 3622444
L2_total_cache_misses = 1807827
L2_total_cache_miss_rate = 0.4991
L2_total_cache_pending_hits = 50962
L2_total_cache_reservation_fails = 818134
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1507255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 600808
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5303
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 797
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 900
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8256
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1266321
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37968
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160621
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 143485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8173
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16887765
icnt_total_pkts_simt_to_mem=4057326
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0345
gpu_ipc_2 =     264.5724
gpu_tot_sim_cycle_stream_1 = 2169484
gpu_tot_sim_cycle_stream_2 = 2166826
gpu_sim_insn_1 = 10922175
gpu_sim_insn_2 = 573282448
gpu_sim_cycle = 2169491
gpu_sim_insn = 584204623
gpu_ipc =     269.2819
gpu_tot_sim_cycle = 2169491
gpu_tot_sim_insn = 584204623
gpu_tot_ipc =     269.2819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11887345
gpu_stall_icnt2sh    = 19197607
gpu_total_sim_rate=200070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10067601
	L1I_total_cache_misses = 38809
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 114061, Miss = 92503, Miss_rate = 0.811, Pending_hits = 6940, Reservation_fails = 1962913
	L1D_cache_core[1]: Access = 110471, Miss = 89006, Miss_rate = 0.806, Pending_hits = 6748, Reservation_fails = 1893844
	L1D_cache_core[2]: Access = 107987, Miss = 87431, Miss_rate = 0.810, Pending_hits = 6542, Reservation_fails = 1882465
	L1D_cache_core[3]: Access = 108017, Miss = 87743, Miss_rate = 0.812, Pending_hits = 6586, Reservation_fails = 1899704
	L1D_cache_core[4]: Access = 111325, Miss = 89402, Miss_rate = 0.803, Pending_hits = 6778, Reservation_fails = 1914597
	L1D_cache_core[5]: Access = 105236, Miss = 85280, Miss_rate = 0.810, Pending_hits = 6522, Reservation_fails = 1873693
	L1D_cache_core[6]: Access = 113668, Miss = 92143, Miss_rate = 0.811, Pending_hits = 6896, Reservation_fails = 1976128
	L1D_cache_core[7]: Access = 110581, Miss = 89158, Miss_rate = 0.806, Pending_hits = 6769, Reservation_fails = 1907250
	L1D_cache_core[8]: Access = 110715, Miss = 89744, Miss_rate = 0.811, Pending_hits = 6913, Reservation_fails = 1927426
	L1D_cache_core[9]: Access = 105808, Miss = 85705, Miss_rate = 0.810, Pending_hits = 6312, Reservation_fails = 1868080
	L1D_cache_core[10]: Access = 28149, Miss = 27280, Miss_rate = 0.969, Pending_hits = 174, Reservation_fails = 38968
	L1D_cache_core[11]: Access = 28993, Miss = 28331, Miss_rate = 0.977, Pending_hits = 113, Reservation_fails = 33962
	L1D_cache_core[12]: Access = 30083, Miss = 28506, Miss_rate = 0.948, Pending_hits = 220, Reservation_fails = 46429
	L1D_cache_core[13]: Access = 28520, Miss = 27481, Miss_rate = 0.964, Pending_hits = 143, Reservation_fails = 47600
	L1D_cache_core[14]: Access = 28302, Miss = 27426, Miss_rate = 0.969, Pending_hits = 182, Reservation_fails = 42093
	L1D_cache_core[15]: Access = 28866, Miss = 27893, Miss_rate = 0.966, Pending_hits = 101, Reservation_fails = 37509
	L1D_cache_core[16]: Access = 28101, Miss = 26967, Miss_rate = 0.960, Pending_hits = 200, Reservation_fails = 46336
	L1D_cache_core[17]: Access = 28985, Miss = 28122, Miss_rate = 0.970, Pending_hits = 128, Reservation_fails = 33763
	L1D_cache_core[18]: Access = 27259, Miss = 26604, Miss_rate = 0.976, Pending_hits = 168, Reservation_fails = 36814
	L1D_cache_core[19]: Access = 28785, Miss = 27938, Miss_rate = 0.971, Pending_hits = 133, Reservation_fails = 36875
	L1D_cache_core[20]: Access = 26957, Miss = 26718, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 33052
	L1D_cache_core[21]: Access = 27577, Miss = 27495, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 23978
	L1D_cache_core[22]: Access = 26985, Miss = 26689, Miss_rate = 0.989, Pending_hits = 120, Reservation_fails = 33054
	L1D_cache_core[23]: Access = 28046, Miss = 27987, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 18919
	L1D_cache_core[24]: Access = 27460, Miss = 27294, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 28986
	L1D_cache_core[25]: Access = 27775, Miss = 27733, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 24381
	L1D_cache_core[26]: Access = 27841, Miss = 27679, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 25411
	L1D_cache_core[27]: Access = 28281, Miss = 28203, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 22821
	L1D_cache_core[28]: Access = 27532, Miss = 27404, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 26525
	L1D_cache_core[29]: Access = 27933, Miss = 27858, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 24776
	L1D_cache_core[30]: Access = 26286, Miss = 26286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25242
	L1D_cache_core[31]: Access = 26910, Miss = 26910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26637
	L1D_cache_core[32]: Access = 27135, Miss = 27135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30474
	L1D_cache_core[33]: Access = 26122, Miss = 26122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31084
	L1D_cache_core[34]: Access = 25874, Miss = 25874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30614
	L1D_cache_core[35]: Access = 26359, Miss = 26359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31888
	L1D_cache_core[36]: Access = 26910, Miss = 26910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22609
	L1D_cache_core[37]: Access = 27110, Miss = 27110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27025
	L1D_cache_core[38]: Access = 27664, Miss = 27664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24071
	L1D_cache_core[39]: Access = 25939, Miss = 25939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30943
	L1D_cache_core[40]: Access = 26753, Miss = 26753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28507
	L1D_cache_core[41]: Access = 26439, Miss = 26439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30976
	L1D_cache_core[42]: Access = 27557, Miss = 27557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19071
	L1D_cache_core[43]: Access = 26925, Miss = 26925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27131
	L1D_cache_core[44]: Access = 26667, Miss = 26667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25652
	L1D_cache_core[45]: Access = 25916, Miss = 25916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30354
	L1D_cache_core[46]: Access = 28108, Miss = 28108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15683
	L1D_cache_core[47]: Access = 28054, Miss = 28054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19362
	L1D_cache_core[48]: Access = 26825, Miss = 26825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26039
	L1D_cache_core[49]: Access = 26812, Miss = 26812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25979
	L1D_cache_core[50]: Access = 27267, Miss = 27267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25437
	L1D_cache_core[51]: Access = 26852, Miss = 26852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22699
	L1D_cache_core[52]: Access = 27622, Miss = 27622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22832
	L1D_cache_core[53]: Access = 26135, Miss = 26135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27404
	L1D_cache_core[54]: Access = 27211, Miss = 27211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20313
	L1D_cache_core[55]: Access = 26434, Miss = 26434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30952
	L1D_cache_core[56]: Access = 27260, Miss = 27260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21269
	L1D_cache_core[57]: Access = 25579, Miss = 25579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26384
	L1D_cache_core[58]: Access = 26769, Miss = 26769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24487
	L1D_cache_core[59]: Access = 26560, Miss = 26560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27099
	L1D_total_cache_accesses = 2464353
	L1D_total_cache_misses = 2243777
	L1D_total_cache_miss_rate = 0.9105
	L1D_total_cache_pending_hits = 69306
	L1D_total_cache_reservation_fails = 20546569
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 946268
	L1C_total_cache_misses = 11189
	L1C_total_cache_miss_rate = 0.0118
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1545856
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 2556434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1934140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17518349
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 935079
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11189
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2556434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1545856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3028220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10028792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2182, 2453, 2171, 2479, 2560, 2494, 2529, 2939, 2075, 2438, 2970, 2479, 1598, 2494, 2498, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2412, 2034, 2019, 2051, 1976, 2021, 1993, 2036, 2021, 2064, 1879, 2021, 1949, 2479, 1911, 1563, 1891, 2453, 1861, 2064, 2255, 1976, 1822, 1954, 2160, 
gpgpu_n_tot_thrd_icount = 615796512
gpgpu_n_tot_w_icount = 19243641
gpgpu_n_stall_shd_mem = 38649865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1934140
gpgpu_n_mem_write_global = 312439
gpgpu_n_mem_texture = 1545856
gpgpu_n_mem_const = 7069
gpgpu_n_load_insn  = 41927812
gpgpu_n_store_insn = 1589716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 7139538
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21433954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45701769	W0_Idle:14337451	W0_Scoreboard:180226215	W1:185124	W2:156968	W3:158597	W4:125994	W5:89704	W6:44537	W7:23371	W8:8921	W9:3601	W10:1681	W11:1329	W12:1207	W13:1023	W14:1514	W15:1276	W16:1917	W17:2846	W18:3922	W19:9416	W20:11180	W21:18476	W22:27060	W23:25400	W24:27409	W25:27171	W26:21211	W27:11949	W28:5493	W29:2134	W30:776	W31:0	W32:18242464
Warp Occupancy Distribution:
Stall:38367619	W0_Idle:8654543	W0_Scoreboard:74275422	W1:185124	W2:156968	W3:158597	W4:125994	W5:89704	W6:44537	W7:23371	W8:8921	W9:3601	W10:1681	W11:1329	W12:1207	W13:1023	W14:1514	W15:1276	W16:1917	W17:2846	W18:3922	W19:9416	W20:11180	W21:18476	W22:27060	W23:25400	W24:27409	W25:27171	W26:21211	W27:11949	W28:5493	W29:2134	W30:776	W31:0	W32:7437311
Warp Occupancy Distribution:
Stall:7334150	W0_Idle:5682908	W0_Scoreboard:105950793	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10805153
warp_utilization0: 0.074154
warp_utilization1: 0.065044
warp_utilization2: 0.083262
traffic_breakdown_coretomem[CONST_ACC_R] = 56552 {8:7069,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15473120 {8:1934140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16959544 {40:257780,72:12270,136:42389,}
traffic_breakdown_coretomem[INST_ACC_R] = 44000 {8:5500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12366848 {8:1545856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 508968 {72:7069,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 263033520 {136:1934070,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2499312 {8:312414,}
traffic_breakdown_memtocore[INST_ACC_R] = 748000 {136:5500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 210236416 {136:1545856,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 630 
averagemflatency_1 = 671 
averagemflatency_2= 582 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2169490 
mrq_lat_table:924418 	41650 	49909 	103166 	288398 	301114 	252020 	130879 	29503 	2369 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10609 	38351 	93570 	268401 	1156487 	1761807 	462739 	7371 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488742 	141514 	200342 	380919 	667135 	950824 	843662 	129214 	2628 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	121036 	3029249 	331655 	5034 	21 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	7774 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	544 	3786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        21        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        22        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        19        23        27        30        32        22        28        26 
dram[4]:        30        32        28        30        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      4817      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.542113  1.529067  1.549443  1.536233  1.675698  1.677411  1.542960  1.528720  1.594879  1.583286  1.570584  1.566622  1.476956  1.491474  1.516284  1.507096 
dram[1]:  1.528553  1.541021  1.559870  1.536866  1.653253  1.635296  1.547232  1.532663  1.582903  1.570045  1.560221  1.570259  1.479098  1.470357  1.525838  1.508114 
dram[2]:  1.516551  1.537215  1.553780  1.537156  1.672735  1.652188  1.544419  1.535393  1.570750  1.594321  1.567203  1.568358  1.496239  1.480674  1.503714  1.507375 
dram[3]:  1.521163  1.529354  1.533471  1.551478  1.664317  1.660318  1.521817  1.549258  1.587569  1.586342  1.563059  1.564428  1.486349  1.472453  1.498021  1.523487 
dram[4]:  1.519913  1.531441  1.536202  1.552125  1.698626  1.666206  1.544430  1.552543  1.584906  1.570470  1.559234  1.575194  1.483837  1.481339  1.504139  1.520296 
dram[5]:  1.530509  1.520122  1.545819  1.537736  1.684701  1.656853  1.538599  1.527306  1.595202  1.585264  1.574730  1.576824  1.479274  1.479855  1.520317  1.511227 
average row locality = 2123436/1363936 = 1.556844
average row locality_1 = 1224632/741684 = 1.651151
average row locality_2 = 898804/622252 = 1.444437
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17672     17597     17846     17764     20958     20976     21570     21315     21739     21567     21390     21531     19043     18995     18111     17999 
dram[1]:     17662     17604     17716     17841     20884     20893     21448     21481     21648     21477     21727     21740     19040     19052     18015     17970 
dram[2]:     17607     17499     17776     17830     20881     20902     21408     21492     21796     21683     21430     21398     18956     18866     18032     18005 
dram[3]:     17529     17549     17784     17622     21098     21076     21458     21467     21792     21877     21773     21587     19170     19039     18113     17878 
dram[4]:     17628     17582     17865     17765     21055     21130     21522     21459     21610     21683     21532     21316     19044     18714     18094     18068 
dram[5]:     17588     17717     17763     17726     21026     21192     21519     21473     21734     21870     21880     21805     19130     19035     17978     17968 
total reads: 1898115
bank skew: 21880/17499 = 1.25
chip skew: 317404/315561 = 1.01
number of total write accesses:
dram[0]:      1168      1183      1474      1485      5451      5564      2494      2478      3551      3365      3064      3242       794       773       791       796 
dram[1]:      1182      1198      1486      1502      5368      5154      2531      2450      3460      3157      3132      3001       774       739       794       803 
dram[2]:      1177      1192      1480      1469      5580      5267      2583      2411      3658      3528      3103      3048       736       633       796       798 
dram[3]:      1195      1207      1481      1486      5581      5338      2398      2641      3571      3606      3225      3156       756       605       807       803 
dram[4]:      1187      1195      1485      1486      5644      5381      2602      2534      3506      3366      3146      3005       786       576       801       808 
dram[5]:      1199      1207      1501      1508      5754      5258      2657      2466      3467      3518      3333      3287       747       579       804       809 
total reads: 225321
bank skew: 5754/576 = 9.99
chip skew: 38094/36731 = 1.04
average mf latency per bank:
dram[0]:        801       802       921       918      1288      1291      1797      1809      1234      1253      1132      1127       992       977       808       793
dram[1]:        748       751       865       886      1206      1306      1705      1744      1177      1204      1043      1053       896       903       720       731
dram[2]:        774       807       893       938      1277      1374      1779      1845      1222      1257      1135      1161       985      1176       788       811
dram[3]:        743       765       851       886      1201      1300      1694      1740      1148      1192      1035      1048       880       907       720       729
dram[4]:        795       816       915       946      1285      1392      1788      1852      1250      1272      1148      1151      1009      1005       806       818
dram[5]:        731       776       851       915      1214      1340      1682      1793      1170      1201      1033      1056       879       912       713       739
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3310      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1723738 n_act=226850 n_pre=226834 n_req=342108 n_req_1=86201 n_req_2=255907 n_req_3=0 n_rd=632146 n_write=54159 bw_util=0.4631 bw_util_1=0.1087 bw_util_2=0.3544 bw_util_3=0 blp=5.315713 blp_1= 2.053468 blp_2= 3.821078 blp_3= -nan
 n_activity=2662400 dram_eff=0.4981 dram_eff_1=0.1169 dram_eff_2=0.3812 dram_eff_3=0
bk0: 35344a 2210253i bk1: 35194a 2202113i bk2: 35692a 2166202i bk3: 35528a 2159491i bk4: 41916a 1764240i bk5: 41952a 1735966i bk6: 43140a 1927528i bk7: 42630a 1915120i bk8: 43478a 1918005i bk9: 43134a 1925117i bk10: 42780a 1928142i bk11: 43062a 1899088i bk12: 38086a 2136468i bk13: 37990a 2142028i bk14: 36222a 2156247i bk15: 35998a 2144088i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.13369
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1723897 n_act=227217 n_pre=227201 n_req=341508 n_req_1=84873 n_req_2=256635 n_req_3=0 n_rd=632396 n_write=53016 bw_util=0.4627 bw_util_1=0.1075 bw_util_2=0.3553 bw_util_3=0 blp=5.255404 blp_1= 2.007411 blp_2= 3.805488 blp_3= -nan
 n_activity=2662202 dram_eff=0.4978 dram_eff_1=0.1156 dram_eff_2=0.3822 dram_eff_3=0
bk0: 35324a 2209763i bk1: 35208a 2201627i bk2: 35432a 2185326i bk3: 35682a 2157852i bk4: 41768a 1780733i bk5: 41786a 1764765i bk6: 42896a 1936503i bk7: 42962a 1921233i bk8: 43296a 1927686i bk9: 42954a 1937758i bk10: 43454a 1923980i bk11: 43480a 1914146i bk12: 38080a 2149371i bk13: 38104a 2138485i bk14: 36030a 2167505i bk15: 35940a 2147725i 
bw_dist = 0.107	0.355	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.71924
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1725014 n_act=226838 n_pre=226822 n_req=341324 n_req_1=85291 n_req_2=256033 n_req_3=0 n_rd=631122 n_write=53931 bw_util=0.4621 bw_util_1=0.1076 bw_util_2=0.3545 bw_util_3=0 blp=5.322171 blp_1= 2.030647 blp_2= 3.834657 blp_3= -nan
 n_activity=2661977 dram_eff=0.4971 dram_eff_1=0.1158 dram_eff_2=0.3813 dram_eff_3=0
bk0: 35214a 2202254i bk1: 34998a 2201795i bk2: 35552a 2167363i bk3: 35660a 2158469i bk4: 41762a 1752018i bk5: 41804a 1753526i bk6: 42816a 1928598i bk7: 42984a 1912454i bk8: 43592a 1903139i bk9: 43366a 1899961i bk10: 42860a 1921573i bk11: 42796a 1911862i bk12: 37912a 2150428i bk13: 37732a 2150344i bk14: 36064a 2151326i bk15: 36010a 2147906i 
bw_dist = 0.108	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.1225
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1719428 n_act=228116 n_pre=228101 n_req=342915 n_req_1=86215 n_req_2=256700 n_req_3=0 n_rd=633622 n_write=54460 bw_util=0.4641 bw_util_1=0.1088 bw_util_2=0.3554 bw_util_3=0 blp=5.243606 blp_1= 2.017247 blp_2= 3.777657 blp_3= -nan
 n_activity=2674311 dram_eff=0.497 dram_eff_1=0.1165 dram_eff_2=0.3805 dram_eff_3=0
bk0: 35058a 2210884i bk1: 35098a 2204648i bk2: 35568a 2178860i bk3: 35244a 2175407i bk4: 42196a 1759480i bk5: 42152a 1759964i bk6: 42916a 1944097i bk7: 42934a 1915629i bk8: 43584a 1924496i bk9: 43754a 1906478i bk10: 43546a 1913764i bk11: 43174a 1908286i bk12: 38340a 2150877i bk13: 38078a 2157095i bk14: 36226a 2159635i bk15: 35754a 2159393i 
bw_dist = 0.109	0.355	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81853
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1724005 n_act=226770 n_pre=226754 n_req=341829 n_req_1=85996 n_req_2=255833 n_req_3=0 n_rd=632134 n_write=54064 bw_util=0.4628 bw_util_1=0.1086 bw_util_2=0.3542 bw_util_3=0 blp=5.326373 blp_1= 2.039349 blp_2= 3.825199 blp_3= -nan
 n_activity=2656369 dram_eff=0.499 dram_eff_1=0.1171 dram_eff_2=0.3819 dram_eff_3=0
bk0: 35256a 2201842i bk1: 35164a 2197431i bk2: 35730a 2162457i bk3: 35530a 2159815i bk4: 42110a 1753344i bk5: 42260a 1743089i bk6: 43044a 1926255i bk7: 42918a 1900482i bk8: 43220a 1913932i bk9: 43366a 1910794i bk10: 43064a 1923227i bk11: 42632a 1918868i bk12: 38088a 2139701i bk13: 37428a 2166286i bk14: 36188a 2155843i bk15: 36136a 2146761i 
bw_dist = 0.109	0.354	0.000	0.465	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.19222
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1717876 n_act=228148 n_pre=228132 n_req=343656 n_req_1=86969 n_req_2=256687 n_req_3=0 n_rd=634808 n_write=54763 bw_util=0.465 bw_util_1=0.1097 bw_util_2=0.3554 bw_util_3=0 blp=5.290613 blp_1= 2.043612 blp_2= 3.799471 blp_3= -nan
 n_activity=2667191 dram_eff=0.4993 dram_eff_1=0.1178 dram_eff_2=0.3816 dram_eff_3=0
bk0: 35176a 2213203i bk1: 35434a 2196959i bk2: 35526a 2175114i bk3: 35452a 2164110i bk4: 42052a 1750589i bk5: 42384a 1753627i bk6: 43038a 1924162i bk7: 42946a 1915067i bk8: 43468a 1931427i bk9: 43740a 1903803i bk10: 43760a 1905268i bk11: 43610a 1892461i bk12: 38260a 2143403i bk13: 38070a 2150495i bk14: 35956a 2166510i bk15: 35936a 2149984i 
bw_dist = 0.110	0.355	0.000	0.466	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.8605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 318661, Miss = 158329, Miss_rate = 0.497, Pending_hits = 4512, Reservation_fails = 80937
L2_cache_bank[1]: Access = 317814, Miss = 157745, Miss_rate = 0.496, Pending_hits = 4456, Reservation_fails = 81072
L2_cache_bank[2]: Access = 314617, Miss = 158140, Miss_rate = 0.503, Pending_hits = 4454, Reservation_fails = 54688
L2_cache_bank[3]: Access = 315372, Miss = 158058, Miss_rate = 0.501, Pending_hits = 4436, Reservation_fails = 59612
L2_cache_bank[4]: Access = 318735, Miss = 157886, Miss_rate = 0.495, Pending_hits = 4450, Reservation_fails = 70060
L2_cache_bank[5]: Access = 320726, Miss = 157676, Miss_rate = 0.492, Pending_hits = 4480, Reservation_fails = 86502
L2_cache_bank[6]: Access = 313909, Miss = 158717, Miss_rate = 0.506, Pending_hits = 4588, Reservation_fails = 55880
L2_cache_bank[7]: Access = 315663, Miss = 158095, Miss_rate = 0.501, Pending_hits = 4369, Reservation_fails = 67515
L2_cache_bank[8]: Access = 317784, Miss = 158351, Miss_rate = 0.498, Pending_hits = 4435, Reservation_fails = 80504
L2_cache_bank[9]: Access = 319973, Miss = 157718, Miss_rate = 0.493, Pending_hits = 4623, Reservation_fails = 89011
L2_cache_bank[10]: Access = 314433, Miss = 158618, Miss_rate = 0.504, Pending_hits = 4406, Reservation_fails = 54422
L2_cache_bank[11]: Access = 317268, Miss = 158787, Miss_rate = 0.500, Pending_hits = 4667, Reservation_fails = 68316
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318661, Miss = 158329 (0.497), PendingHit = 4512 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317814, Miss = 157745 (0.496), PendingHit = 4456 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314617, Miss = 158140 (0.503), PendingHit = 4454 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315372, Miss = 158058 (0.501), PendingHit = 4436 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318735, Miss = 157886 (0.495), PendingHit = 4450 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320726, Miss = 157676 (0.492), PendingHit = 4480 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 313909, Miss = 158717 (0.506), PendingHit = 4588 (0.0146)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315663, Miss = 158095 (0.501), PendingHit = 4369 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317784, Miss = 158351 (0.498), PendingHit = 4435 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319973, Miss = 157718 (0.493), PendingHit = 4623 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314433, Miss = 158618 (0.504), PendingHit = 4406 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317268, Miss = 158787 (0.5), PendingHit = 4667 (0.0147)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2043987
Stream 1: Misses  = 1018520
Stream 2: Accesses  = 1760968
Stream 2: Misses  = 879600
Stream 1+2: Accesses  = 3804955
Stream 1+2: Misses  = 1898120
Total Accesses  = 3804955
MPKI-CORES
CORE_L2MPKI_0	44.095
CORE_L2MPKI_1	46.796
CORE_L2MPKI_2	43.258
CORE_L2MPKI_3	46.583
CORE_L2MPKI_4	43.317
CORE_L2MPKI_5	43.994
CORE_L2MPKI_6	44.754
CORE_L2MPKI_7	45.193
CORE_L2MPKI_8	44.205
CORE_L2MPKI_9	46.769
CORE_L2MPKI_10	2.633
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.634
CORE_L2MPKI_13	2.569
CORE_L2MPKI_14	2.591
CORE_L2MPKI_15	2.604
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.602
CORE_L2MPKI_18	2.563
CORE_L2MPKI_19	2.567
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.588
CORE_L2MPKI_22	2.575
CORE_L2MPKI_23	2.609
CORE_L2MPKI_24	2.589
CORE_L2MPKI_25	2.597
CORE_L2MPKI_26	2.589
CORE_L2MPKI_27	2.640
CORE_L2MPKI_28	2.599
CORE_L2MPKI_29	2.616
CORE_L2MPKI_30	2.583
CORE_L2MPKI_31	2.587
CORE_L2MPKI_32	2.553
CORE_L2MPKI_33	2.554
CORE_L2MPKI_34	2.577
CORE_L2MPKI_35	2.651
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.572
CORE_L2MPKI_38	2.544
CORE_L2MPKI_39	2.627
CORE_L2MPKI_40	2.572
CORE_L2MPKI_41	2.573
CORE_L2MPKI_42	2.566
CORE_L2MPKI_43	2.582
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.529
CORE_L2MPKI_47	2.563
CORE_L2MPKI_48	2.595
CORE_L2MPKI_49	2.589
CORE_L2MPKI_50	2.549
CORE_L2MPKI_51	2.570
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.604
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.598
CORE_L2MPKI_56	2.552
CORE_L2MPKI_57	2.572
CORE_L2MPKI_58	2.542
CORE_L2MPKI_59	2.518
Avg_MPKI_Stream1= 16.695
Avg_MPKI_Stream2= 2.572
MISSES-CORES
CORE_MISSES_0	43044
CORE_MISSES_1	41472
CORE_MISSES_2	40496
CORE_MISSES_3	41380
CORE_MISSES_4	41668
CORE_MISSES_5	39304
CORE_MISSES_6	43475
CORE_MISSES_7	40881
CORE_MISSES_8	42167
CORE_MISSES_9	40379
CORE_MISSES_10	30201
CORE_MISSES_11	31120
CORE_MISSES_12	30827
CORE_MISSES_13	29379
CORE_MISSES_14	29761
CORE_MISSES_15	30163
CORE_MISSES_16	28711
CORE_MISSES_17	30611
CORE_MISSES_18	28751
CORE_MISSES_19	30016
CORE_MISSES_20	28969
CORE_MISSES_21	30376
CORE_MISSES_22	29291
CORE_MISSES_23	31219
CORE_MISSES_24	30274
CORE_MISSES_25	30721
CORE_MISSES_26	30616
CORE_MISSES_27	31698
CORE_MISSES_28	30444
CORE_MISSES_29	31106
CORE_MISSES_30	28933
CORE_MISSES_31	29616
CORE_MISSES_32	29508
CORE_MISSES_33	28412
CORE_MISSES_34	28439
CORE_MISSES_35	29645
CORE_MISSES_36	29645
CORE_MISSES_37	29580
CORE_MISSES_38	29971
CORE_MISSES_39	29021
CORE_MISSES_40	29206
CORE_MISSES_41	28887
CORE_MISSES_42	30075
CORE_MISSES_43	29510
CORE_MISSES_44	29781
CORE_MISSES_45	28518
CORE_MISSES_46	30284
CORE_MISSES_47	30640
CORE_MISSES_48	29534
CORE_MISSES_49	29586
CORE_MISSES_50	29600
CORE_MISSES_51	29433
CORE_MISSES_52	29474
CORE_MISSES_53	28915
CORE_MISSES_54	29292
CORE_MISSES_55	29121
CORE_MISSES_56	29544
CORE_MISSES_57	28026
CORE_MISSES_58	28962
CORE_MISSES_59	28442
L2_MISSES = 1898120
L2_total_cache_accesses = 3804955
L2_total_cache_misses = 1898120
L2_total_cache_miss_rate = 0.4989
L2_total_cache_pending_hits = 53876
L2_total_cache_reservation_fails = 848519
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 349155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1583118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 620466
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5340
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 806
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 923
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8379
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1336275
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169311
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 152067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4985
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 217
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8618
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17760751
icnt_total_pkts_simt_to_mem=4256880
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0345
gpu_ipc_2 =     264.5724
gpu_tot_sim_cycle_stream_1 = 2169484
gpu_tot_sim_cycle_stream_2 = 2166826
gpu_sim_insn_1 = 10922175
gpu_sim_insn_2 = 573282448
gpu_sim_cycle = 2169491
gpu_sim_insn = 584204623
gpu_ipc =     269.2819
gpu_tot_sim_cycle = 2169491
gpu_tot_sim_insn = 584204623
gpu_tot_ipc =     269.2819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11887345
gpu_stall_icnt2sh    = 19197607
gpu_total_sim_rate=200070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10067601
	L1I_total_cache_misses = 38809
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 114061, Miss = 92503, Miss_rate = 0.811, Pending_hits = 6940, Reservation_fails = 1962913
	L1D_cache_core[1]: Access = 110471, Miss = 89006, Miss_rate = 0.806, Pending_hits = 6748, Reservation_fails = 1893844
	L1D_cache_core[2]: Access = 107987, Miss = 87431, Miss_rate = 0.810, Pending_hits = 6542, Reservation_fails = 1882465
	L1D_cache_core[3]: Access = 108017, Miss = 87743, Miss_rate = 0.812, Pending_hits = 6586, Reservation_fails = 1899704
	L1D_cache_core[4]: Access = 111325, Miss = 89402, Miss_rate = 0.803, Pending_hits = 6778, Reservation_fails = 1914597
	L1D_cache_core[5]: Access = 105236, Miss = 85280, Miss_rate = 0.810, Pending_hits = 6522, Reservation_fails = 1873693
	L1D_cache_core[6]: Access = 113668, Miss = 92143, Miss_rate = 0.811, Pending_hits = 6896, Reservation_fails = 1976128
	L1D_cache_core[7]: Access = 110581, Miss = 89158, Miss_rate = 0.806, Pending_hits = 6769, Reservation_fails = 1907250
	L1D_cache_core[8]: Access = 110715, Miss = 89744, Miss_rate = 0.811, Pending_hits = 6913, Reservation_fails = 1927426
	L1D_cache_core[9]: Access = 105808, Miss = 85705, Miss_rate = 0.810, Pending_hits = 6312, Reservation_fails = 1868080
	L1D_cache_core[10]: Access = 28149, Miss = 27280, Miss_rate = 0.969, Pending_hits = 174, Reservation_fails = 38968
	L1D_cache_core[11]: Access = 28993, Miss = 28331, Miss_rate = 0.977, Pending_hits = 113, Reservation_fails = 33962
	L1D_cache_core[12]: Access = 30083, Miss = 28506, Miss_rate = 0.948, Pending_hits = 220, Reservation_fails = 46429
	L1D_cache_core[13]: Access = 28520, Miss = 27481, Miss_rate = 0.964, Pending_hits = 143, Reservation_fails = 47600
	L1D_cache_core[14]: Access = 28302, Miss = 27426, Miss_rate = 0.969, Pending_hits = 182, Reservation_fails = 42093
	L1D_cache_core[15]: Access = 28866, Miss = 27893, Miss_rate = 0.966, Pending_hits = 101, Reservation_fails = 37509
	L1D_cache_core[16]: Access = 28101, Miss = 26967, Miss_rate = 0.960, Pending_hits = 200, Reservation_fails = 46336
	L1D_cache_core[17]: Access = 28985, Miss = 28122, Miss_rate = 0.970, Pending_hits = 128, Reservation_fails = 33763
	L1D_cache_core[18]: Access = 27259, Miss = 26604, Miss_rate = 0.976, Pending_hits = 168, Reservation_fails = 36814
	L1D_cache_core[19]: Access = 28785, Miss = 27938, Miss_rate = 0.971, Pending_hits = 133, Reservation_fails = 36875
	L1D_cache_core[20]: Access = 26957, Miss = 26718, Miss_rate = 0.991, Pending_hits = 114, Reservation_fails = 33052
	L1D_cache_core[21]: Access = 27577, Miss = 27495, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 23978
	L1D_cache_core[22]: Access = 26985, Miss = 26689, Miss_rate = 0.989, Pending_hits = 120, Reservation_fails = 33054
	L1D_cache_core[23]: Access = 28046, Miss = 27987, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 18919
	L1D_cache_core[24]: Access = 27460, Miss = 27294, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 28986
	L1D_cache_core[25]: Access = 27775, Miss = 27733, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 24381
	L1D_cache_core[26]: Access = 27841, Miss = 27679, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 25411
	L1D_cache_core[27]: Access = 28281, Miss = 28203, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 22821
	L1D_cache_core[28]: Access = 27532, Miss = 27404, Miss_rate = 0.995, Pending_hits = 84, Reservation_fails = 26525
	L1D_cache_core[29]: Access = 27933, Miss = 27858, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 24776
	L1D_cache_core[30]: Access = 26286, Miss = 26286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25242
	L1D_cache_core[31]: Access = 26910, Miss = 26910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26637
	L1D_cache_core[32]: Access = 27135, Miss = 27135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30474
	L1D_cache_core[33]: Access = 26122, Miss = 26122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31084
	L1D_cache_core[34]: Access = 25874, Miss = 25874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30614
	L1D_cache_core[35]: Access = 26359, Miss = 26359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31888
	L1D_cache_core[36]: Access = 26910, Miss = 26910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22609
	L1D_cache_core[37]: Access = 27110, Miss = 27110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27025
	L1D_cache_core[38]: Access = 27664, Miss = 27664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24071
	L1D_cache_core[39]: Access = 25939, Miss = 25939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30943
	L1D_cache_core[40]: Access = 26753, Miss = 26753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28507
	L1D_cache_core[41]: Access = 26439, Miss = 26439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30976
	L1D_cache_core[42]: Access = 27557, Miss = 27557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19071
	L1D_cache_core[43]: Access = 26925, Miss = 26925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27131
	L1D_cache_core[44]: Access = 26667, Miss = 26667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25652
	L1D_cache_core[45]: Access = 25916, Miss = 25916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30354
	L1D_cache_core[46]: Access = 28108, Miss = 28108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15683
	L1D_cache_core[47]: Access = 28054, Miss = 28054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19362
	L1D_cache_core[48]: Access = 26825, Miss = 26825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26039
	L1D_cache_core[49]: Access = 26812, Miss = 26812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25979
	L1D_cache_core[50]: Access = 27267, Miss = 27267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25437
	L1D_cache_core[51]: Access = 26852, Miss = 26852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22699
	L1D_cache_core[52]: Access = 27622, Miss = 27622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22832
	L1D_cache_core[53]: Access = 26135, Miss = 26135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27404
	L1D_cache_core[54]: Access = 27211, Miss = 27211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20313
	L1D_cache_core[55]: Access = 26434, Miss = 26434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30952
	L1D_cache_core[56]: Access = 27260, Miss = 27260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21269
	L1D_cache_core[57]: Access = 25579, Miss = 25579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26384
	L1D_cache_core[58]: Access = 26769, Miss = 26769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24487
	L1D_cache_core[59]: Access = 26560, Miss = 26560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27099
	L1D_total_cache_accesses = 2464353
	L1D_total_cache_misses = 2243777
	L1D_total_cache_miss_rate = 0.9105
	L1D_total_cache_pending_hits = 69306
	L1D_total_cache_reservation_fails = 20546569
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 946268
	L1C_total_cache_misses = 11189
	L1C_total_cache_miss_rate = 0.0118
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1545856
	L1T_total_cache_miss_rate = 0.3768
	L1T_total_cache_pending_hits = 2556434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1934140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17518349
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 935079
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11189
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2556434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1545856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3028220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10028792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2182, 2453, 2171, 2479, 2560, 2494, 2529, 2939, 2075, 2438, 2970, 2479, 1598, 2494, 2498, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2412, 2034, 2019, 2051, 1976, 2021, 1993, 2036, 2021, 2064, 1879, 2021, 1949, 2479, 1911, 1563, 1891, 2453, 1861, 2064, 2255, 1976, 1822, 1954, 2160, 
gpgpu_n_tot_thrd_icount = 615796512
gpgpu_n_tot_w_icount = 19243641
gpgpu_n_stall_shd_mem = 38649865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1934140
gpgpu_n_mem_write_global = 312439
gpgpu_n_mem_texture = 1545856
gpgpu_n_mem_const = 7069
gpgpu_n_load_insn  = 41927812
gpgpu_n_store_insn = 1589716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 7139538
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21433954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45701769	W0_Idle:14337451	W0_Scoreboard:180226215	W1:185124	W2:156968	W3:158597	W4:125994	W5:89704	W6:44537	W7:23371	W8:8921	W9:3601	W10:1681	W11:1329	W12:1207	W13:1023	W14:1514	W15:1276	W16:1917	W17:2846	W18:3922	W19:9416	W20:11180	W21:18476	W22:27060	W23:25400	W24:27409	W25:27171	W26:21211	W27:11949	W28:5493	W29:2134	W30:776	W31:0	W32:18242464
Warp Occupancy Distribution:
Stall:38367619	W0_Idle:8654543	W0_Scoreboard:74275422	W1:185124	W2:156968	W3:158597	W4:125994	W5:89704	W6:44537	W7:23371	W8:8921	W9:3601	W10:1681	W11:1329	W12:1207	W13:1023	W14:1514	W15:1276	W16:1917	W17:2846	W18:3922	W19:9416	W20:11180	W21:18476	W22:27060	W23:25400	W24:27409	W25:27171	W26:21211	W27:11949	W28:5493	W29:2134	W30:776	W31:0	W32:7437311
Warp Occupancy Distribution:
Stall:7334150	W0_Idle:5682908	W0_Scoreboard:105950793	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10805153
warp_utilization0: 0.074154
warp_utilization1: 0.065044
warp_utilization2: 0.083262
traffic_breakdown_coretomem[CONST_ACC_R] = 56552 {8:7069,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15473120 {8:1934140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16959544 {40:257780,72:12270,136:42389,}
traffic_breakdown_coretomem[INST_ACC_R] = 44000 {8:5500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12366848 {8:1545856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 508968 {72:7069,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 263033520 {136:1934070,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2499312 {8:312414,}
traffic_breakdown_memtocore[INST_ACC_R] = 748000 {136:5500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 210236416 {136:1545856,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 630 
averagemflatency_1 = 671 
averagemflatency_2= 582 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2169490 
mrq_lat_table:924418 	41650 	49909 	103166 	288398 	301114 	252020 	130879 	29503 	2369 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10609 	38351 	93570 	268401 	1156487 	1761807 	462739 	7371 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488742 	141514 	200342 	380919 	667135 	950824 	843662 	129214 	2628 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	121036 	3029249 	331655 	5034 	21 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	7774 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	544 	3786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        21        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        22        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        19        23        27        30        32        22        28        26 
dram[4]:        30        32        28        30        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4241      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      4817      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.542113  1.529067  1.549443  1.536233  1.675698  1.677411  1.542960  1.528720  1.594879  1.583286  1.570584  1.566622  1.476956  1.491474  1.516284  1.507096 
dram[1]:  1.528553  1.541021  1.559870  1.536866  1.653253  1.635296  1.547232  1.532663  1.582903  1.570045  1.560221  1.570259  1.479098  1.470357  1.525838  1.508114 
dram[2]:  1.516551  1.537215  1.553780  1.537156  1.672735  1.652188  1.544419  1.535393  1.570750  1.594321  1.567203  1.568358  1.496239  1.480674  1.503714  1.507375 
dram[3]:  1.521163  1.529354  1.533471  1.551478  1.664317  1.660318  1.521817  1.549258  1.587569  1.586342  1.563059  1.564428  1.486349  1.472453  1.498021  1.523487 
dram[4]:  1.519913  1.531441  1.536202  1.552125  1.698626  1.666206  1.544430  1.552543  1.584906  1.570470  1.559234  1.575194  1.483837  1.481339  1.504139  1.520296 
dram[5]:  1.530509  1.520122  1.545819  1.537736  1.684701  1.656853  1.538599  1.527306  1.595202  1.585264  1.574730  1.576824  1.479274  1.479855  1.520317  1.511227 
average row locality = 2123436/1363936 = 1.556844
average row locality_1 = 1224632/741684 = 1.651151
average row locality_2 = 898804/622252 = 1.444437
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17672     17597     17846     17764     20958     20976     21570     21315     21739     21567     21390     21531     19043     18995     18111     17999 
dram[1]:     17662     17604     17716     17841     20884     20893     21448     21481     21648     21477     21727     21740     19040     19052     18015     17970 
dram[2]:     17607     17499     17776     17830     20881     20902     21408     21492     21796     21683     21430     21398     18956     18866     18032     18005 
dram[3]:     17529     17549     17784     17622     21098     21076     21458     21467     21792     21877     21773     21587     19170     19039     18113     17878 
dram[4]:     17628     17582     17865     17765     21055     21130     21522     21459     21610     21683     21532     21316     19044     18714     18094     18068 
dram[5]:     17588     17717     17763     17726     21026     21192     21519     21473     21734     21870     21880     21805     19130     19035     17978     17968 
total reads: 1898115
bank skew: 21880/17499 = 1.25
chip skew: 317404/315561 = 1.01
number of total write accesses:
dram[0]:      1168      1183      1474      1485      5451      5564      2494      2478      3551      3365      3064      3242       794       773       791       796 
dram[1]:      1182      1198      1486      1502      5368      5154      2531      2450      3460      3157      3132      3001       774       739       794       803 
dram[2]:      1177      1192      1480      1469      5580      5267      2583      2411      3658      3528      3103      3048       736       633       796       798 
dram[3]:      1195      1207      1481      1486      5581      5338      2398      2641      3571      3606      3225      3156       756       605       807       803 
dram[4]:      1187      1195      1485      1486      5644      5381      2602      2534      3506      3366      3146      3005       786       576       801       808 
dram[5]:      1199      1207      1501      1508      5754      5258      2657      2466      3467      3518      3333      3287       747       579       804       809 
total reads: 225321
bank skew: 5754/576 = 9.99
chip skew: 38094/36731 = 1.04
average mf latency per bank:
dram[0]:        801       802       921       918      1288      1291      1797      1809      1234      1253      1132      1127       992       977       808       793
dram[1]:        748       751       865       886      1206      1306      1705      1744      1177      1204      1043      1053       896       903       720       731
dram[2]:        774       807       893       938      1277      1374      1779      1845      1222      1257      1135      1161       985      1176       788       811
dram[3]:        743       765       851       886      1201      1300      1694      1740      1148      1192      1035      1048       880       907       720       729
dram[4]:        795       816       915       946      1285      1392      1788      1852      1250      1272      1148      1151      1009      1005       806       818
dram[5]:        731       776       851       915      1214      1340      1682      1793      1170      1201      1033      1056       879       912       713       739
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3310      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1723738 n_act=226850 n_pre=226834 n_req=342108 n_req_1=86201 n_req_2=255907 n_req_3=0 n_rd=632146 n_write=54159 bw_util=0.4631 bw_util_1=0.1087 bw_util_2=0.3544 bw_util_3=0 blp=5.315713 blp_1= 2.053468 blp_2= 3.821078 blp_3= -nan
 n_activity=2662400 dram_eff=0.4981 dram_eff_1=0.1169 dram_eff_2=0.3812 dram_eff_3=0
bk0: 35344a 2210253i bk1: 35194a 2202113i bk2: 35692a 2166202i bk3: 35528a 2159491i bk4: 41916a 1764240i bk5: 41952a 1735966i bk6: 43140a 1927528i bk7: 42630a 1915120i bk8: 43478a 1918005i bk9: 43134a 1925117i bk10: 42780a 1928142i bk11: 43062a 1899088i bk12: 38086a 2136468i bk13: 37990a 2142028i bk14: 36222a 2156247i bk15: 35998a 2144088i 
bw_dist = 0.109	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.13369
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1723897 n_act=227217 n_pre=227201 n_req=341508 n_req_1=84873 n_req_2=256635 n_req_3=0 n_rd=632396 n_write=53016 bw_util=0.4627 bw_util_1=0.1075 bw_util_2=0.3553 bw_util_3=0 blp=5.255404 blp_1= 2.007411 blp_2= 3.805488 blp_3= -nan
 n_activity=2662202 dram_eff=0.4978 dram_eff_1=0.1156 dram_eff_2=0.3822 dram_eff_3=0
bk0: 35324a 2209763i bk1: 35208a 2201627i bk2: 35432a 2185326i bk3: 35682a 2157852i bk4: 41768a 1780733i bk5: 41786a 1764765i bk6: 42896a 1936503i bk7: 42962a 1921233i bk8: 43296a 1927686i bk9: 42954a 1937758i bk10: 43454a 1923980i bk11: 43480a 1914146i bk12: 38080a 2149371i bk13: 38104a 2138485i bk14: 36030a 2167505i bk15: 35940a 2147725i 
bw_dist = 0.107	0.355	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.71924
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1725014 n_act=226838 n_pre=226822 n_req=341324 n_req_1=85291 n_req_2=256033 n_req_3=0 n_rd=631122 n_write=53931 bw_util=0.4621 bw_util_1=0.1076 bw_util_2=0.3545 bw_util_3=0 blp=5.322171 blp_1= 2.030647 blp_2= 3.834657 blp_3= -nan
 n_activity=2661977 dram_eff=0.4971 dram_eff_1=0.1158 dram_eff_2=0.3813 dram_eff_3=0
bk0: 35214a 2202254i bk1: 34998a 2201795i bk2: 35552a 2167363i bk3: 35660a 2158469i bk4: 41762a 1752018i bk5: 41804a 1753526i bk6: 42816a 1928598i bk7: 42984a 1912454i bk8: 43592a 1903139i bk9: 43366a 1899961i bk10: 42860a 1921573i bk11: 42796a 1911862i bk12: 37912a 2150428i bk13: 37732a 2150344i bk14: 36064a 2151326i bk15: 36010a 2147906i 
bw_dist = 0.108	0.354	0.000	0.467	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.1225
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1719428 n_act=228116 n_pre=228101 n_req=342915 n_req_1=86215 n_req_2=256700 n_req_3=0 n_rd=633622 n_write=54460 bw_util=0.4641 bw_util_1=0.1088 bw_util_2=0.3554 bw_util_3=0 blp=5.243606 blp_1= 2.017247 blp_2= 3.777657 blp_3= -nan
 n_activity=2674311 dram_eff=0.497 dram_eff_1=0.1165 dram_eff_2=0.3805 dram_eff_3=0
bk0: 35058a 2210884i bk1: 35098a 2204648i bk2: 35568a 2178860i bk3: 35244a 2175407i bk4: 42196a 1759480i bk5: 42152a 1759964i bk6: 42916a 1944097i bk7: 42934a 1915629i bk8: 43584a 1924496i bk9: 43754a 1906478i bk10: 43546a 1913764i bk11: 43174a 1908286i bk12: 38340a 2150877i bk13: 38078a 2157095i bk14: 36226a 2159635i bk15: 35754a 2159393i 
bw_dist = 0.109	0.355	0.000	0.470	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81853
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1724005 n_act=226770 n_pre=226754 n_req=341829 n_req_1=85996 n_req_2=255833 n_req_3=0 n_rd=632134 n_write=54064 bw_util=0.4628 bw_util_1=0.1086 bw_util_2=0.3542 bw_util_3=0 blp=5.326373 blp_1= 2.039349 blp_2= 3.825199 blp_3= -nan
 n_activity=2656369 dram_eff=0.499 dram_eff_1=0.1171 dram_eff_2=0.3819 dram_eff_3=0
bk0: 35256a 2201842i bk1: 35164a 2197431i bk2: 35730a 2162457i bk3: 35530a 2159815i bk4: 42110a 1753344i bk5: 42260a 1743089i bk6: 43044a 1926255i bk7: 42918a 1900482i bk8: 43220a 1913932i bk9: 43366a 1910794i bk10: 43064a 1923227i bk11: 42632a 1918868i bk12: 38088a 2139701i bk13: 37428a 2166286i bk14: 36188a 2155843i bk15: 36136a 2146761i 
bw_dist = 0.109	0.354	0.000	0.465	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.19222
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863727 n_nop=1717876 n_act=228148 n_pre=228132 n_req=343656 n_req_1=86969 n_req_2=256687 n_req_3=0 n_rd=634808 n_write=54763 bw_util=0.465 bw_util_1=0.1097 bw_util_2=0.3554 bw_util_3=0 blp=5.290613 blp_1= 2.043612 blp_2= 3.799471 blp_3= -nan
 n_activity=2667191 dram_eff=0.4993 dram_eff_1=0.1178 dram_eff_2=0.3816 dram_eff_3=0
bk0: 35176a 2213203i bk1: 35434a 2196959i bk2: 35526a 2175114i bk3: 35452a 2164110i bk4: 42052a 1750589i bk5: 42384a 1753627i bk6: 43038a 1924162i bk7: 42946a 1915067i bk8: 43468a 1931427i bk9: 43740a 1903803i bk10: 43760a 1905268i bk11: 43610a 1892461i bk12: 38260a 2143403i bk13: 38070a 2150495i bk14: 35956a 2166510i bk15: 35936a 2149984i 
bw_dist = 0.110	0.355	0.000	0.466	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.8605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 318661, Miss = 158329, Miss_rate = 0.497, Pending_hits = 4512, Reservation_fails = 80937
L2_cache_bank[1]: Access = 317814, Miss = 157745, Miss_rate = 0.496, Pending_hits = 4456, Reservation_fails = 81072
L2_cache_bank[2]: Access = 314617, Miss = 158140, Miss_rate = 0.503, Pending_hits = 4454, Reservation_fails = 54688
L2_cache_bank[3]: Access = 315372, Miss = 158058, Miss_rate = 0.501, Pending_hits = 4436, Reservation_fails = 59612
L2_cache_bank[4]: Access = 318735, Miss = 157886, Miss_rate = 0.495, Pending_hits = 4450, Reservation_fails = 70060
L2_cache_bank[5]: Access = 320726, Miss = 157676, Miss_rate = 0.492, Pending_hits = 4480, Reservation_fails = 86502
L2_cache_bank[6]: Access = 313909, Miss = 158717, Miss_rate = 0.506, Pending_hits = 4588, Reservation_fails = 55880
L2_cache_bank[7]: Access = 315663, Miss = 158095, Miss_rate = 0.501, Pending_hits = 4369, Reservation_fails = 67515
L2_cache_bank[8]: Access = 317784, Miss = 158351, Miss_rate = 0.498, Pending_hits = 4435, Reservation_fails = 80504
L2_cache_bank[9]: Access = 319973, Miss = 157718, Miss_rate = 0.493, Pending_hits = 4623, Reservation_fails = 89011
L2_cache_bank[10]: Access = 314433, Miss = 158618, Miss_rate = 0.504, Pending_hits = 4406, Reservation_fails = 54422
L2_cache_bank[11]: Access = 317268, Miss = 158787, Miss_rate = 0.500, Pending_hits = 4667, Reservation_fails = 68316
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318661, Miss = 158329 (0.497), PendingHit = 4512 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317814, Miss = 157745 (0.496), PendingHit = 4456 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314617, Miss = 158140 (0.503), PendingHit = 4454 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315372, Miss = 158058 (0.501), PendingHit = 4436 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318735, Miss = 157886 (0.495), PendingHit = 4450 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320726, Miss = 157676 (0.492), PendingHit = 4480 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 313909, Miss = 158717 (0.506), PendingHit = 4588 (0.0146)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315663, Miss = 158095 (0.501), PendingHit = 4369 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317784, Miss = 158351 (0.498), PendingHit = 4435 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319973, Miss = 157718 (0.493), PendingHit = 4623 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314433, Miss = 158618 (0.504), PendingHit = 4406 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317268, Miss = 158787 (0.5), PendingHit = 4667 (0.0147)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.498
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2043987
Stream 1: Misses  = 1018520
Stream 2: Accesses  = 1760968
Stream 2: Misses  = 879600
Stream 1+2: Accesses  = 3804955
Stream 1+2: Misses  = 1898120
Total Accesses  = 3804955
MPKI-CORES
CORE_L2MPKI_0	44.095
CORE_L2MPKI_1	46.796
CORE_L2MPKI_2	43.258
CORE_L2MPKI_3	46.583
CORE_L2MPKI_4	43.317
CORE_L2MPKI_5	43.994
CORE_L2MPKI_6	44.754
CORE_L2MPKI_7	45.193
CORE_L2MPKI_8	44.205
CORE_L2MPKI_9	46.769
CORE_L2MPKI_10	2.633
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.634
CORE_L2MPKI_13	2.569
CORE_L2MPKI_14	2.591
CORE_L2MPKI_15	2.604
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.602
CORE_L2MPKI_18	2.563
CORE_L2MPKI_19	2.567
CORE_L2MPKI_20	2.538
CORE_L2MPKI_21	2.588
CORE_L2MPKI_22	2.575
CORE_L2MPKI_23	2.609
CORE_L2MPKI_24	2.589
CORE_L2MPKI_25	2.597
CORE_L2MPKI_26	2.589
CORE_L2MPKI_27	2.640
CORE_L2MPKI_28	2.599
CORE_L2MPKI_29	2.616
CORE_L2MPKI_30	2.583
CORE_L2MPKI_31	2.587
CORE_L2MPKI_32	2.553
CORE_L2MPKI_33	2.554
CORE_L2MPKI_34	2.577
CORE_L2MPKI_35	2.651
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.572
CORE_L2MPKI_38	2.544
CORE_L2MPKI_39	2.627
CORE_L2MPKI_40	2.572
CORE_L2MPKI_41	2.573
CORE_L2MPKI_42	2.566
CORE_L2MPKI_43	2.582
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.529
CORE_L2MPKI_47	2.563
CORE_L2MPKI_48	2.595
CORE_L2MPKI_49	2.589
CORE_L2MPKI_50	2.549
CORE_L2MPKI_51	2.570
CORE_L2MPKI_52	2.504
CORE_L2MPKI_53	2.604
CORE_L2MPKI_54	2.525
CORE_L2MPKI_55	2.598
CORE_L2MPKI_56	2.552
CORE_L2MPKI_57	2.572
CORE_L2MPKI_58	2.542
CORE_L2MPKI_59	2.518
Avg_MPKI_Stream1= 16.695
Avg_MPKI_Stream2= 2.572
MISSES-CORES
CORE_MISSES_0	43044
CORE_MISSES_1	41472
CORE_MISSES_2	40496
CORE_MISSES_3	41380
CORE_MISSES_4	41668
CORE_MISSES_5	39304
CORE_MISSES_6	43475
CORE_MISSES_7	40881
CORE_MISSES_8	42167
CORE_MISSES_9	40379
CORE_MISSES_10	30201
CORE_MISSES_11	31120
CORE_MISSES_12	30827
CORE_MISSES_13	29379
CORE_MISSES_14	29761
CORE_MISSES_15	30163
CORE_MISSES_16	28711
CORE_MISSES_17	30611
CORE_MISSES_18	28751
CORE_MISSES_19	30016
CORE_MISSES_20	28969
CORE_MISSES_21	30376
CORE_MISSES_22	29291
CORE_MISSES_23	31219
CORE_MISSES_24	30274
CORE_MISSES_25	30721
CORE_MISSES_26	30616
CORE_MISSES_27	31698
CORE_MISSES_28	30444
CORE_MISSES_29	31106
CORE_MISSES_30	28933
CORE_MISSES_31	29616
CORE_MISSES_32	29508
CORE_MISSES_33	28412
CORE_MISSES_34	28439
CORE_MISSES_35	29645
CORE_MISSES_36	29645
CORE_MISSES_37	29580
CORE_MISSES_38	29971
CORE_MISSES_39	29021
CORE_MISSES_40	29206
CORE_MISSES_41	28887
CORE_MISSES_42	30075
CORE_MISSES_43	29510
CORE_MISSES_44	29781
CORE_MISSES_45	28518
CORE_MISSES_46	30284
CORE_MISSES_47	30640
CORE_MISSES_48	29534
CORE_MISSES_49	29586
CORE_MISSES_50	29600
CORE_MISSES_51	29433
CORE_MISSES_52	29474
CORE_MISSES_53	28915
CORE_MISSES_54	29292
CORE_MISSES_55	29121
CORE_MISSES_56	29544
CORE_MISSES_57	28026
CORE_MISSES_58	28962
CORE_MISSES_59	28442
L2_MISSES = 1898120
L2_total_cache_accesses = 3804955
L2_total_cache_misses = 1898120
L2_total_cache_miss_rate = 0.4989
L2_total_cache_pending_hits = 53876
L2_total_cache_reservation_fails = 848519
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 349155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1583118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 620466
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5340
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 806
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 923
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8379
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1336275
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169311
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 152067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4985
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 217
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8618
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17760751
icnt_total_pkts_simt_to_mem=4256880
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8548
gpu_ipc_2 =     266.2581
gpu_tot_sim_cycle_stream_1 = 2269483
gpu_tot_sim_cycle_stream_2 = 2266421
gpu_sim_insn_1 = 11017870
gpu_sim_insn_2 = 603453040
gpu_sim_cycle = 2269490
gpu_sim_insn = 614470910
gpu_ipc =     270.7529
gpu_tot_sim_cycle = 2269490
gpu_tot_sim_insn = 614470910
gpu_tot_ipc =     270.7529
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12393992
gpu_stall_icnt2sh    = 20059949
gpu_total_sim_rate=201796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10569509
	L1I_total_cache_misses = 40529
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 121399, Miss = 98445, Miss_rate = 0.811, Pending_hits = 7365, Reservation_fails = 2049366
	L1D_cache_core[1]: Access = 110471, Miss = 89006, Miss_rate = 0.806, Pending_hits = 6748, Reservation_fails = 1893844
	L1D_cache_core[2]: Access = 107987, Miss = 87431, Miss_rate = 0.810, Pending_hits = 6542, Reservation_fails = 1882465
	L1D_cache_core[3]: Access = 108017, Miss = 87743, Miss_rate = 0.812, Pending_hits = 6586, Reservation_fails = 1899704
	L1D_cache_core[4]: Access = 111325, Miss = 89402, Miss_rate = 0.803, Pending_hits = 6778, Reservation_fails = 1914597
	L1D_cache_core[5]: Access = 105236, Miss = 85280, Miss_rate = 0.810, Pending_hits = 6522, Reservation_fails = 1873693
	L1D_cache_core[6]: Access = 120962, Miss = 98148, Miss_rate = 0.811, Pending_hits = 7359, Reservation_fails = 2067205
	L1D_cache_core[7]: Access = 110581, Miss = 89158, Miss_rate = 0.806, Pending_hits = 6769, Reservation_fails = 1907250
	L1D_cache_core[8]: Access = 111271, Miss = 90118, Miss_rate = 0.810, Pending_hits = 6940, Reservation_fails = 1929351
	L1D_cache_core[9]: Access = 105808, Miss = 85705, Miss_rate = 0.810, Pending_hits = 6312, Reservation_fails = 1868080
	L1D_cache_core[10]: Access = 29625, Miss = 28756, Miss_rate = 0.971, Pending_hits = 174, Reservation_fails = 39371
	L1D_cache_core[11]: Access = 30418, Miss = 29756, Miss_rate = 0.978, Pending_hits = 113, Reservation_fails = 35028
	L1D_cache_core[12]: Access = 31363, Miss = 29786, Miss_rate = 0.950, Pending_hits = 220, Reservation_fails = 47857
	L1D_cache_core[13]: Access = 29920, Miss = 28881, Miss_rate = 0.965, Pending_hits = 143, Reservation_fails = 48096
	L1D_cache_core[14]: Access = 29770, Miss = 28894, Miss_rate = 0.971, Pending_hits = 182, Reservation_fails = 42749
	L1D_cache_core[15]: Access = 30210, Miss = 29237, Miss_rate = 0.968, Pending_hits = 101, Reservation_fails = 37888
	L1D_cache_core[16]: Access = 29609, Miss = 28475, Miss_rate = 0.962, Pending_hits = 200, Reservation_fails = 47228
	L1D_cache_core[17]: Access = 30108, Miss = 29245, Miss_rate = 0.971, Pending_hits = 128, Reservation_fails = 35670
	L1D_cache_core[18]: Access = 28641, Miss = 27986, Miss_rate = 0.977, Pending_hits = 168, Reservation_fails = 37913
	L1D_cache_core[19]: Access = 30232, Miss = 29385, Miss_rate = 0.972, Pending_hits = 133, Reservation_fails = 37717
	L1D_cache_core[20]: Access = 28350, Miss = 28111, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33439
	L1D_cache_core[21]: Access = 29089, Miss = 29007, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 24362
	L1D_cache_core[22]: Access = 28409, Miss = 28113, Miss_rate = 0.990, Pending_hits = 120, Reservation_fails = 34395
	L1D_cache_core[23]: Access = 29654, Miss = 29595, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 18919
	L1D_cache_core[24]: Access = 29001, Miss = 28835, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 28986
	L1D_cache_core[25]: Access = 29161, Miss = 29119, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 24826
	L1D_cache_core[26]: Access = 29267, Miss = 29105, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 26127
	L1D_cache_core[27]: Access = 29872, Miss = 29794, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 22833
	L1D_cache_core[28]: Access = 29092, Miss = 28964, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 26562
	L1D_cache_core[29]: Access = 29558, Miss = 29483, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 24776
	L1D_cache_core[30]: Access = 27711, Miss = 27711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25901
	L1D_cache_core[31]: Access = 28452, Miss = 28452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26637
	L1D_cache_core[32]: Access = 28657, Miss = 28657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30795
	L1D_cache_core[33]: Access = 27567, Miss = 27567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31084
	L1D_cache_core[34]: Access = 27416, Miss = 27416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30692
	L1D_cache_core[35]: Access = 27854, Miss = 27854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32076
	L1D_cache_core[36]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22659
	L1D_cache_core[37]: Access = 28443, Miss = 28443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28033
	L1D_cache_core[38]: Access = 29210, Miss = 29210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24110
	L1D_cache_core[39]: Access = 27325, Miss = 27325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31884
	L1D_cache_core[40]: Access = 28063, Miss = 28063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29649
	L1D_cache_core[41]: Access = 27726, Miss = 27726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31685
	L1D_cache_core[42]: Access = 28878, Miss = 28878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20200
	L1D_cache_core[43]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27261
	L1D_cache_core[44]: Access = 28093, Miss = 28093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26331
	L1D_cache_core[45]: Access = 27319, Miss = 27319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30757
	L1D_cache_core[46]: Access = 29489, Miss = 29489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16491
	L1D_cache_core[47]: Access = 29398, Miss = 29398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20487
	L1D_cache_core[48]: Access = 28215, Miss = 28215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27134
	L1D_cache_core[49]: Access = 28132, Miss = 28132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26715
	L1D_cache_core[50]: Access = 28625, Miss = 28625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26944
	L1D_cache_core[51]: Access = 28224, Miss = 28224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24725
	L1D_cache_core[52]: Access = 29001, Miss = 29001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23063
	L1D_cache_core[53]: Access = 27520, Miss = 27520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28512
	L1D_cache_core[54]: Access = 28612, Miss = 28612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21038
	L1D_cache_core[55]: Access = 27837, Miss = 27837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31531
	L1D_cache_core[56]: Access = 28641, Miss = 28641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21596
	L1D_cache_core[57]: Access = 26966, Miss = 26966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27875
	L1D_cache_core[58]: Access = 28151, Miss = 28151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25923
	L1D_cache_core[59]: Access = 27885, Miss = 27885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29117
	L1D_total_cache_accesses = 2550430
	L1D_total_cache_misses = 2326987
	L1D_total_cache_miss_rate = 0.9124
	L1D_total_cache_pending_hits = 70221
	L1D_total_cache_reservation_fails = 20761202
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 991307
	L1C_total_cache_misses = 11281
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1626686
	L1T_total_cache_miss_rate = 0.3767
	L1T_total_cache_pending_hits = 2691514
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2010713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17717381
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 980026
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11281
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2691514
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1626686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3043821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10528980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40529
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2464, 2453, 2509, 2479, 2898, 2494, 2883, 2939, 2468, 2438, 3367, 2479, 2001, 2494, 2861, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2412, 2034, 2019, 2051, 1976, 2021, 1993, 2036, 2021, 2064, 1879, 2021, 2025, 2479, 2021, 1563, 2021, 2453, 2034, 2064, 2453, 1976, 2021, 1954, 2427, 
gpgpu_n_tot_thrd_icount = 646562880
gpgpu_n_tot_w_icount = 20205090
gpgpu_n_stall_shd_mem = 39577044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2010713
gpgpu_n_mem_write_global = 319078
gpgpu_n_mem_texture = 1626686
gpgpu_n_mem_const = 7132
gpgpu_n_load_insn  = 44071657
gpgpu_n_store_insn = 1656973
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 7467014
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21663933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46179657	W0_Idle:16241623	W0_Scoreboard:188582143	W1:185735	W2:157848	W3:159784	W4:126855	W5:90471	W6:44935	W7:23500	W8:9025	W9:3635	W10:1757	W11:1362	W12:1229	W13:1056	W14:1573	W15:1298	W16:1950	W17:2923	W18:3922	W19:9449	W20:11436	W21:18849	W22:27297	W23:25641	W24:28089	W25:27171	W26:22063	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:19195488
Warp Occupancy Distribution:
Stall:38640459	W0_Idle:10358824	W0_Scoreboard:77724361	W1:185735	W2:157848	W3:159784	W4:126855	W5:90471	W6:44935	W7:23500	W8:9025	W9:3635	W10:1757	W11:1362	W12:1229	W13:1056	W14:1573	W15:1298	W16:1950	W17:2923	W18:3922	W19:9449	W20:11436	W21:18849	W22:27297	W23:25641	W24:28089	W25:27171	W26:22063	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:7826931
Warp Occupancy Distribution:
Stall:7539198	W0_Idle:5882799	W0_Scoreboard:110857782	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11368557
warp_utilization0: 0.074500
warp_utilization1: 0.065185
warp_utilization2: 0.083809
traffic_breakdown_coretomem[CONST_ACC_R] = 57056 {8:7132,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16085704 {8:2010713,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17459504 {40:261548,72:12914,136:44616,}
traffic_breakdown_coretomem[INST_ACC_R] = 46160 {8:5770,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13013488 {8:1626686,}
traffic_breakdown_memtocore[CONST_ACC_R] = 513504 {72:7132,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273451936 {136:2010676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552528 {8:319066,}
traffic_breakdown_memtocore[INST_ACC_R] = 784720 {136:5770,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 221229296 {136:1626686,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 625 
averagemflatency_1 = 665 
averagemflatency_2= 578 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2269489 
mrq_lat_table:966803 	43494 	51986 	107502 	300513 	313502 	261350 	134752 	30281 	2456 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	11446 	41426 	100305 	285403 	1220274 	1825266 	471833 	7533 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	523969 	150205 	211114 	400177 	697009 	984982 	867439 	131780 	2680 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	127025 	3164319 	347535 	5576 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	14426 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	657 	3865 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        19        23        27        30        32        22        28        26 
dram[4]:        30        32        28        30        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4947      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      5604      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.545179  1.533070  1.548365  1.536810  1.672048  1.672283  1.541751  1.527027  1.591461  1.579034  1.566063  1.566278  1.477466  1.493327  1.519257  1.511219 
dram[1]:  1.530982  1.542946  1.557359  1.538479  1.648569  1.631379  1.542387  1.531369  1.579883  1.566409  1.559501  1.567792  1.481476  1.473741  1.527648  1.510738 
dram[2]:  1.521913  1.540591  1.551661  1.535953  1.668446  1.648206  1.539972  1.531223  1.568297  1.594926  1.563981  1.566978  1.497884  1.481846  1.505518  1.513616 
dram[3]:  1.527073  1.533871  1.530753  1.553180  1.657170  1.655091  1.520096  1.544537  1.583243  1.583538  1.560639  1.563148  1.490745  1.473790  1.502393  1.523053 
dram[4]:  1.521752  1.537845  1.532955  1.550853  1.695469  1.663189  1.540821  1.549485  1.581840  1.568720  1.558501  1.572944  1.487682  1.483226  1.508612  1.524772 
dram[5]:  1.532905  1.523933  1.547111  1.533942  1.678867  1.653196  1.534253  1.523798  1.590926  1.583624  1.571575  1.577047  1.480984  1.482951  1.525023  1.514755 
average row locality = 2212650/1422003 = 1.556009
average row locality_1 = 1268358/769240 = 1.648846
average row locality_2 = 944292/652763 = 1.446608
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18639     18543     18733     18638     21869     21889     22510     22250     22625     22441     22208     22349     19813     19748     18859     18733 
dram[1]:     18594     18531     18602     18727     21793     21811     22363     22430     22532     22366     22537     22551     19821     19820     18803     18749 
dram[2]:     18553     18441     18644     18719     21783     21808     22348     22441     22699     22582     22239     22215     19720     19622     18777     18753 
dram[3]:     18482     18494     18660     18501     21995     21998     22394     22424     22681     22777     22584     22391     19946     19798     18901     18677 
dram[4]:     18581     18508     18734     18644     21951     22060     22448     22405     22505     22577     22341     22124     19795     19471     18835     18819 
dram[5]:     18535     18657     18656     18614     21921     22114     22452     22423     22628     22768     22709     22619     19901     19797     18747     18778 
total reads: 1981041
bank skew: 22777/18441 = 1.24
chip skew: 331319/329344 = 1.01
number of total write accesses:
dram[0]:      1232      1252      1532      1548      5576      5702      2508      2497      3580      3392      3145      3327       873       839       864       866 
dram[1]:      1246      1265      1544      1564      5504      5265      2545      2467      3495      3179      3201      3073       853       805       867       877 
dram[2]:      1241      1257      1540      1531      5718      5394      2598      2423      3697      3570      3171      3134       813       703       867       868 
dram[3]:      1260      1273      1549      1549      5693      5455      2417      2667      3604      3638      3307      3229       832       670       875       879 
dram[4]:      1252      1261      1547      1545      5775      5519      2615      2551      3540      3401      3234      3084       857       646       872       878 
dram[5]:      1264      1273      1557      1565      5876      5377      2676      2485      3495      3555      3420      3366       815       644       877       882 
total reads: 231609
bank skew: 5876/644 = 9.12
chip skew: 39127/37750 = 1.04
average mf latency per bank:
dram[0]:        810       807       931       934      1287      1290      1780      1795      1218      1236      1111      1107       976       962       797       783
dram[1]:        754       764       874       913      1205      1312      1687      1734      1157      1188      1024      1038       883       894       711       731
dram[2]:        791       825       907       968      1277      1382      1761      1834      1208      1246      1116      1145       970      1158       779       814
dram[3]:        755       772       867       905      1202      1300      1680      1722      1133      1173      1018      1031       868       895       713       726
dram[4]:        807       824       933       962      1289      1384      1780      1833      1235      1252      1129      1131       995       989       797       811
dram[5]:        739       791       862       927      1208      1333      1665      1772      1152      1183      1015      1039       865       900       704       738
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3310      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807327 n_act=236488 n_pre=236472 n_req=356657 n_req_1=87503 n_req_2=269154 n_req_3=0 n_rd=659694 n_write=55745 bw_util=0.4617 bw_util_1=0.1054 bw_util_2=0.3563 bw_util_3=0 blp=5.298728 blp_1= 2.039459 blp_2= 3.839545 blp_3= -nan
 n_activity=2779245 dram_eff=0.4977 dram_eff_1=0.1136 dram_eff_2=0.384 dram_eff_3=0
bk0: 37278a 2308440i bk1: 37086a 2299589i bk2: 37466a 2265422i bk3: 37276a 2257923i bk4: 43738a 1857849i bk5: 43778a 1828166i bk6: 45020a 2025586i bk7: 44500a 2011522i bk8: 45250a 2019845i bk9: 44882a 2027801i bk10: 44416a 2027363i bk11: 44698a 1997594i bk12: 39626a 2236148i bk13: 39496a 2243006i bk14: 37718a 2254611i bk15: 37466a 2243440i 
bw_dist = 0.105	0.356	0.000	0.466	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05897
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807265 n_act=236924 n_pre=236908 n_req=356072 n_req_1=86163 n_req_2=269909 n_req_3=0 n_rd=660060 n_write=54569 bw_util=0.4615 bw_util_1=0.1043 bw_util_2=0.3572 bw_util_3=0 blp=5.234345 blp_1= 1.994180 blp_2= 3.821247 blp_3= -nan
 n_activity=2780847 dram_eff=0.4971 dram_eff_1=0.1123 dram_eff_2=0.3848 dram_eff_3=0
bk0: 37188a 2309116i bk1: 37062a 2299543i bk2: 37204a 2285469i bk3: 37454a 2256382i bk4: 43586a 1875127i bk5: 43622a 1859072i bk6: 44726a 2035957i bk7: 44860a 2018153i bk8: 45064a 2030525i bk9: 44732a 2039349i bk10: 45074a 2025174i bk11: 45102a 2012399i bk12: 39642a 2250391i bk13: 39640a 2238671i bk14: 37606a 2267541i bk15: 37498a 2244867i 
bw_dist = 0.104	0.357	0.000	0.467	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.65518
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1808519 n_act=236496 n_pre=236480 n_req=355869 n_req_1=86604 n_req_2=269265 n_req_3=0 n_rd=658688 n_write=55543 bw_util=0.4608 bw_util_1=0.1044 bw_util_2=0.3564 bw_util_3=0 blp=5.306685 blp_1= 2.016544 blp_2= 3.853648 blp_3= -nan
 n_activity=2778465 dram_eff=0.4968 dram_eff_1=0.1126 dram_eff_2=0.3843 dram_eff_3=0
bk0: 37106a 2301323i bk1: 36882a 2298461i bk2: 37288a 2267102i bk3: 37438a 2256943i bk4: 43566a 1844902i bk5: 43616a 1845138i bk6: 44696a 2026369i bk7: 44882a 2008602i bk8: 45398a 2004826i bk9: 45164a 1999982i bk10: 44478a 2021089i bk11: 44430a 2009469i bk12: 39440a 2251381i bk13: 39244a 2250493i bk14: 37554a 2250086i bk15: 37506a 2245968i 
bw_dist = 0.104	0.356	0.000	0.467	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1802539 n_act=237881 n_pre=237865 n_req=357560 n_req_1=87578 n_req_2=269982 n_req_3=0 n_rd=661406 n_write=56035 bw_util=0.4629 bw_util_1=0.1056 bw_util_2=0.3573 bw_util_3=0 blp=5.226491 blp_1= 2.004102 blp_2= 3.796258 blp_3= -nan
 n_activity=2792970 dram_eff=0.4965 dram_eff_1=0.1133 dram_eff_2=0.3832 dram_eff_3=0
bk0: 36964a 2308780i bk1: 36988a 2301859i bk2: 37320a 2276628i bk3: 37002a 2275092i bk4: 43990a 1854745i bk5: 43996a 1853925i bk6: 44788a 2042630i bk7: 44848a 2011489i bk8: 45362a 2025506i bk9: 45554a 2007308i bk10: 45168a 2012400i bk11: 44782a 2007895i bk12: 39892a 2252001i bk13: 39596a 2258861i bk14: 37802a 2258329i bk15: 37354a 2255547i 
bw_dist = 0.106	0.357	0.000	0.469	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.75739
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807799 n_act=236330 n_pre=236314 n_req=356319 n_req_1=87268 n_req_2=269051 n_req_3=0 n_rd=659596 n_write=55687 bw_util=0.4614 bw_util_1=0.1053 bw_util_2=0.3561 bw_util_3=0 blp=5.306205 blp_1= 2.025005 blp_2= 3.841783 blp_3= -nan
 n_activity=2773242 dram_eff=0.4985 dram_eff_1=0.1137 dram_eff_2=0.3847 dram_eff_3=0
bk0: 37162a 2299257i bk1: 37016a 2296308i bk2: 37468a 2261360i bk3: 37288a 2260262i bk4: 43902a 1848244i bk5: 44120a 1836275i bk6: 44896a 2024559i bk7: 44810a 1997902i bk8: 45010a 2014789i bk9: 45154a 2012024i bk10: 44682a 2021081i bk11: 44248a 2019219i bk12: 39590a 2241415i bk13: 38942a 2267162i bk14: 37670a 2256075i bk15: 37638a 2247166i 
bw_dist = 0.105	0.356	0.000	0.464	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.109
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1801023 n_act=237888 n_pre=237872 n_req=358349 n_req_1=88370 n_req_2=269979 n_req_3=0 n_rd=662638 n_write=56305 bw_util=0.4638 bw_util_1=0.1065 bw_util_2=0.3573 bw_util_3=0 blp=5.267527 blp_1= 2.030141 blp_2= 3.812897 blp_3= -nan
 n_activity=2787621 dram_eff=0.4985 dram_eff_1=0.1145 dram_eff_2=0.384 dram_eff_3=0
bk0: 37070a 2311925i bk1: 37314a 2294545i bk2: 37312a 2275127i bk3: 37228a 2261779i bk4: 43842a 1844668i bk5: 44228a 1847827i bk6: 44904a 2022789i bk7: 44846a 2011778i bk8: 45256a 2033288i bk9: 45536a 2004479i bk10: 45418a 2002897i bk11: 45238a 1991850i bk12: 39802a 2245215i bk13: 39594a 2251647i bk14: 37494a 2265497i bk15: 37556a 2246982i 
bw_dist = 0.107	0.357	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 332499, Miss = 165256, Miss_rate = 0.497, Pending_hits = 4742, Reservation_fails = 81917
L2_cache_bank[1]: Access = 331377, Miss = 164591, Miss_rate = 0.497, Pending_hits = 4703, Reservation_fails = 82417
L2_cache_bank[2]: Access = 328079, Miss = 165045, Miss_rate = 0.503, Pending_hits = 4691, Reservation_fails = 55902
L2_cache_bank[3]: Access = 329209, Miss = 164985, Miss_rate = 0.501, Pending_hits = 4661, Reservation_fails = 61459
L2_cache_bank[4]: Access = 332452, Miss = 164763, Miss_rate = 0.496, Pending_hits = 4680, Reservation_fails = 72753
L2_cache_bank[5]: Access = 334701, Miss = 164581, Miss_rate = 0.492, Pending_hits = 4692, Reservation_fails = 91782
L2_cache_bank[6]: Access = 327539, Miss = 165643, Miss_rate = 0.506, Pending_hits = 4817, Reservation_fails = 57358
L2_cache_bank[7]: Access = 329389, Miss = 165060, Miss_rate = 0.501, Pending_hits = 4619, Reservation_fails = 69249
L2_cache_bank[8]: Access = 331640, Miss = 165190, Miss_rate = 0.498, Pending_hits = 4643, Reservation_fails = 82005
L2_cache_bank[9]: Access = 333663, Miss = 164608, Miss_rate = 0.493, Pending_hits = 4849, Reservation_fails = 91426
L2_cache_bank[10]: Access = 327749, Miss = 165549, Miss_rate = 0.505, Pending_hits = 4660, Reservation_fails = 56809
L2_cache_bank[11]: Access = 331044, Miss = 165770, Miss_rate = 0.501, Pending_hits = 4936, Reservation_fails = 71827
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332499, Miss = 165256 (0.497), PendingHit = 4742 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331377, Miss = 164591 (0.497), PendingHit = 4703 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 328079, Miss = 165045 (0.503), PendingHit = 4691 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329209, Miss = 164985 (0.501), PendingHit = 4661 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332452, Miss = 164763 (0.496), PendingHit = 4680 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334701, Miss = 164581 (0.492), PendingHit = 4692 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327539, Miss = 165643 (0.506), PendingHit = 4817 (0.0147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329389, Miss = 165060 (0.501), PendingHit = 4619 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331640, Miss = 165190 (0.498), PendingHit = 4643 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333663, Miss = 164608 (0.493), PendingHit = 4849 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327749, Miss = 165549 (0.505), PendingHit = 4660 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331044, Miss = 165770 (0.501), PendingHit = 4936 (0.0149)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2118142
Stream 1: Misses  = 1057075
Stream 2: Accesses  = 1851199
Stream 2: Misses  = 923966
Stream 1+2: Accesses  = 3969341
Stream 1+2: Misses  = 1981041
Total Accesses  = 3969341
MPKI-CORES
CORE_L2MPKI_0	44.956
CORE_L2MPKI_1	46.796
CORE_L2MPKI_2	43.258
CORE_L2MPKI_3	46.583
CORE_L2MPKI_4	43.317
CORE_L2MPKI_5	43.994
CORE_L2MPKI_6	45.831
CORE_L2MPKI_7	45.193
CORE_L2MPKI_8	44.108
CORE_L2MPKI_9	46.769
CORE_L2MPKI_10	2.636
CORE_L2MPKI_11	2.609
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.591
CORE_L2MPKI_15	2.614
CORE_L2MPKI_16	2.562
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.556
CORE_L2MPKI_19	2.565
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.575
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.590
CORE_L2MPKI_25	2.601
CORE_L2MPKI_26	2.582
CORE_L2MPKI_27	2.641
CORE_L2MPKI_28	2.603
CORE_L2MPKI_29	2.620
CORE_L2MPKI_30	2.574
CORE_L2MPKI_31	2.586
CORE_L2MPKI_32	2.552
CORE_L2MPKI_33	2.548
CORE_L2MPKI_34	2.577
CORE_L2MPKI_35	2.647
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.578
CORE_L2MPKI_38	2.541
CORE_L2MPKI_39	2.621
CORE_L2MPKI_40	2.567
CORE_L2MPKI_41	2.567
CORE_L2MPKI_42	2.564
CORE_L2MPKI_43	2.574
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.585
CORE_L2MPKI_46	2.526
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.588
CORE_L2MPKI_49	2.586
CORE_L2MPKI_50	2.541
CORE_L2MPKI_51	2.564
CORE_L2MPKI_52	2.499
CORE_L2MPKI_53	2.596
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.590
CORE_L2MPKI_56	2.545
CORE_L2MPKI_57	2.566
CORE_L2MPKI_58	2.538
CORE_L2MPKI_59	2.516
Avg_MPKI_Stream1= 16.757
Avg_MPKI_Stream2= 2.568
MISSES-CORES
CORE_MISSES_0	45966
CORE_MISSES_1	41472
CORE_MISSES_2	40496
CORE_MISSES_3	41380
CORE_MISSES_4	41668
CORE_MISSES_5	39304
CORE_MISSES_6	46617
CORE_MISSES_7	40881
CORE_MISSES_8	42237
CORE_MISSES_9	40379
CORE_MISSES_10	31885
CORE_MISSES_11	32658
CORE_MISSES_12	32366
CORE_MISSES_13	30911
CORE_MISSES_14	31382
CORE_MISSES_15	31777
CORE_MISSES_16	30302
CORE_MISSES_17	32128
CORE_MISSES_18	30180
CORE_MISSES_19	31579
CORE_MISSES_20	30455
CORE_MISSES_21	32033
CORE_MISSES_22	30863
CORE_MISSES_23	33077
CORE_MISSES_24	32003
CORE_MISSES_25	32301
CORE_MISSES_26	32093
CORE_MISSES_27	33482
CORE_MISSES_28	32229
CORE_MISSES_29	32971
CORE_MISSES_30	30395
CORE_MISSES_31	31313
CORE_MISSES_32	31161
CORE_MISSES_33	29915
CORE_MISSES_34	30142
CORE_MISSES_35	31241
CORE_MISSES_36	31201
CORE_MISSES_37	31101
CORE_MISSES_38	31619
CORE_MISSES_39	30494
CORE_MISSES_40	30595
CORE_MISSES_41	30236
CORE_MISSES_42	31471
CORE_MISSES_43	30945
CORE_MISSES_44	31275
CORE_MISSES_45	29979
CORE_MISSES_46	31747
CORE_MISSES_47	32076
CORE_MISSES_48	30980
CORE_MISSES_49	30999
CORE_MISSES_50	30968
CORE_MISSES_51	30840
CORE_MISSES_52	30894
CORE_MISSES_53	30337
CORE_MISSES_54	30773
CORE_MISSES_55	30586
CORE_MISSES_56	30980
CORE_MISSES_57	29476
CORE_MISSES_58	30403
CORE_MISSES_59	29824
L2_MISSES = 1981041
L2_total_cache_accesses = 3969341
L2_total_cache_misses = 1981041
L2_total_cache_miss_rate = 0.4991
L2_total_cache_pending_hits = 56693
L2_total_cache_reservation_fails = 874904
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1653923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 637010
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5378
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 814
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 940
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8494
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1406819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42575
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 177292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 148660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59894
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5230
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 314
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 226
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9121
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18556122
icnt_total_pkts_simt_to_mem=4435219
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8548
gpu_ipc_2 =     266.2581
gpu_tot_sim_cycle_stream_1 = 2269483
gpu_tot_sim_cycle_stream_2 = 2266421
gpu_sim_insn_1 = 11017870
gpu_sim_insn_2 = 603453040
gpu_sim_cycle = 2269490
gpu_sim_insn = 614470910
gpu_ipc =     270.7529
gpu_tot_sim_cycle = 2269490
gpu_tot_sim_insn = 614470910
gpu_tot_ipc =     270.7529
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12393992
gpu_stall_icnt2sh    = 20059949
gpu_total_sim_rate=201796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10569509
	L1I_total_cache_misses = 40529
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 121399, Miss = 98445, Miss_rate = 0.811, Pending_hits = 7365, Reservation_fails = 2049366
	L1D_cache_core[1]: Access = 110471, Miss = 89006, Miss_rate = 0.806, Pending_hits = 6748, Reservation_fails = 1893844
	L1D_cache_core[2]: Access = 107987, Miss = 87431, Miss_rate = 0.810, Pending_hits = 6542, Reservation_fails = 1882465
	L1D_cache_core[3]: Access = 108017, Miss = 87743, Miss_rate = 0.812, Pending_hits = 6586, Reservation_fails = 1899704
	L1D_cache_core[4]: Access = 111325, Miss = 89402, Miss_rate = 0.803, Pending_hits = 6778, Reservation_fails = 1914597
	L1D_cache_core[5]: Access = 105236, Miss = 85280, Miss_rate = 0.810, Pending_hits = 6522, Reservation_fails = 1873693
	L1D_cache_core[6]: Access = 120962, Miss = 98148, Miss_rate = 0.811, Pending_hits = 7359, Reservation_fails = 2067205
	L1D_cache_core[7]: Access = 110581, Miss = 89158, Miss_rate = 0.806, Pending_hits = 6769, Reservation_fails = 1907250
	L1D_cache_core[8]: Access = 111271, Miss = 90118, Miss_rate = 0.810, Pending_hits = 6940, Reservation_fails = 1929351
	L1D_cache_core[9]: Access = 105808, Miss = 85705, Miss_rate = 0.810, Pending_hits = 6312, Reservation_fails = 1868080
	L1D_cache_core[10]: Access = 29625, Miss = 28756, Miss_rate = 0.971, Pending_hits = 174, Reservation_fails = 39371
	L1D_cache_core[11]: Access = 30418, Miss = 29756, Miss_rate = 0.978, Pending_hits = 113, Reservation_fails = 35028
	L1D_cache_core[12]: Access = 31363, Miss = 29786, Miss_rate = 0.950, Pending_hits = 220, Reservation_fails = 47857
	L1D_cache_core[13]: Access = 29920, Miss = 28881, Miss_rate = 0.965, Pending_hits = 143, Reservation_fails = 48096
	L1D_cache_core[14]: Access = 29770, Miss = 28894, Miss_rate = 0.971, Pending_hits = 182, Reservation_fails = 42749
	L1D_cache_core[15]: Access = 30210, Miss = 29237, Miss_rate = 0.968, Pending_hits = 101, Reservation_fails = 37888
	L1D_cache_core[16]: Access = 29609, Miss = 28475, Miss_rate = 0.962, Pending_hits = 200, Reservation_fails = 47228
	L1D_cache_core[17]: Access = 30108, Miss = 29245, Miss_rate = 0.971, Pending_hits = 128, Reservation_fails = 35670
	L1D_cache_core[18]: Access = 28641, Miss = 27986, Miss_rate = 0.977, Pending_hits = 168, Reservation_fails = 37913
	L1D_cache_core[19]: Access = 30232, Miss = 29385, Miss_rate = 0.972, Pending_hits = 133, Reservation_fails = 37717
	L1D_cache_core[20]: Access = 28350, Miss = 28111, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33439
	L1D_cache_core[21]: Access = 29089, Miss = 29007, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 24362
	L1D_cache_core[22]: Access = 28409, Miss = 28113, Miss_rate = 0.990, Pending_hits = 120, Reservation_fails = 34395
	L1D_cache_core[23]: Access = 29654, Miss = 29595, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 18919
	L1D_cache_core[24]: Access = 29001, Miss = 28835, Miss_rate = 0.994, Pending_hits = 114, Reservation_fails = 28986
	L1D_cache_core[25]: Access = 29161, Miss = 29119, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 24826
	L1D_cache_core[26]: Access = 29267, Miss = 29105, Miss_rate = 0.994, Pending_hits = 96, Reservation_fails = 26127
	L1D_cache_core[27]: Access = 29872, Miss = 29794, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 22833
	L1D_cache_core[28]: Access = 29092, Miss = 28964, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 26562
	L1D_cache_core[29]: Access = 29558, Miss = 29483, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 24776
	L1D_cache_core[30]: Access = 27711, Miss = 27711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25901
	L1D_cache_core[31]: Access = 28452, Miss = 28452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26637
	L1D_cache_core[32]: Access = 28657, Miss = 28657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30795
	L1D_cache_core[33]: Access = 27567, Miss = 27567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31084
	L1D_cache_core[34]: Access = 27416, Miss = 27416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30692
	L1D_cache_core[35]: Access = 27854, Miss = 27854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32076
	L1D_cache_core[36]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22659
	L1D_cache_core[37]: Access = 28443, Miss = 28443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28033
	L1D_cache_core[38]: Access = 29210, Miss = 29210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24110
	L1D_cache_core[39]: Access = 27325, Miss = 27325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31884
	L1D_cache_core[40]: Access = 28063, Miss = 28063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29649
	L1D_cache_core[41]: Access = 27726, Miss = 27726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31685
	L1D_cache_core[42]: Access = 28878, Miss = 28878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20200
	L1D_cache_core[43]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27261
	L1D_cache_core[44]: Access = 28093, Miss = 28093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26331
	L1D_cache_core[45]: Access = 27319, Miss = 27319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30757
	L1D_cache_core[46]: Access = 29489, Miss = 29489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16491
	L1D_cache_core[47]: Access = 29398, Miss = 29398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20487
	L1D_cache_core[48]: Access = 28215, Miss = 28215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27134
	L1D_cache_core[49]: Access = 28132, Miss = 28132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26715
	L1D_cache_core[50]: Access = 28625, Miss = 28625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26944
	L1D_cache_core[51]: Access = 28224, Miss = 28224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24725
	L1D_cache_core[52]: Access = 29001, Miss = 29001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23063
	L1D_cache_core[53]: Access = 27520, Miss = 27520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28512
	L1D_cache_core[54]: Access = 28612, Miss = 28612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21038
	L1D_cache_core[55]: Access = 27837, Miss = 27837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31531
	L1D_cache_core[56]: Access = 28641, Miss = 28641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21596
	L1D_cache_core[57]: Access = 26966, Miss = 26966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27875
	L1D_cache_core[58]: Access = 28151, Miss = 28151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25923
	L1D_cache_core[59]: Access = 27885, Miss = 27885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29117
	L1D_total_cache_accesses = 2550430
	L1D_total_cache_misses = 2326987
	L1D_total_cache_miss_rate = 0.9124
	L1D_total_cache_pending_hits = 70221
	L1D_total_cache_reservation_fails = 20761202
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 991307
	L1C_total_cache_misses = 11281
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1626686
	L1T_total_cache_miss_rate = 0.3767
	L1T_total_cache_pending_hits = 2691514
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2010713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17717381
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 980026
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11281
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2691514
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1626686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3043821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10528980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40529
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3308, 2464, 2453, 2509, 2479, 2898, 2494, 2883, 2939, 2468, 2438, 3367, 2479, 2001, 2494, 2861, 2006, 1980, 1958, 2442, 2049, 2453, 1967, 2412, 2034, 2019, 2051, 1976, 2021, 1993, 2036, 2021, 2064, 1879, 2021, 2025, 2479, 2021, 1563, 2021, 2453, 2034, 2064, 2453, 1976, 2021, 1954, 2427, 
gpgpu_n_tot_thrd_icount = 646562880
gpgpu_n_tot_w_icount = 20205090
gpgpu_n_stall_shd_mem = 39577044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2010713
gpgpu_n_mem_write_global = 319078
gpgpu_n_mem_texture = 1626686
gpgpu_n_mem_const = 7132
gpgpu_n_load_insn  = 44071657
gpgpu_n_store_insn = 1656973
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 7467014
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21663933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46179657	W0_Idle:16241623	W0_Scoreboard:188582143	W1:185735	W2:157848	W3:159784	W4:126855	W5:90471	W6:44935	W7:23500	W8:9025	W9:3635	W10:1757	W11:1362	W12:1229	W13:1056	W14:1573	W15:1298	W16:1950	W17:2923	W18:3922	W19:9449	W20:11436	W21:18849	W22:27297	W23:25641	W24:28089	W25:27171	W26:22063	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:19195488
Warp Occupancy Distribution:
Stall:38640459	W0_Idle:10358824	W0_Scoreboard:77724361	W1:185735	W2:157848	W3:159784	W4:126855	W5:90471	W6:44935	W7:23500	W8:9025	W9:3635	W10:1757	W11:1362	W12:1229	W13:1056	W14:1573	W15:1298	W16:1950	W17:2923	W18:3922	W19:9449	W20:11436	W21:18849	W22:27297	W23:25641	W24:28089	W25:27171	W26:22063	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:7826931
Warp Occupancy Distribution:
Stall:7539198	W0_Idle:5882799	W0_Scoreboard:110857782	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11368557
warp_utilization0: 0.074500
warp_utilization1: 0.065185
warp_utilization2: 0.083809
traffic_breakdown_coretomem[CONST_ACC_R] = 57056 {8:7132,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16085704 {8:2010713,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17459504 {40:261548,72:12914,136:44616,}
traffic_breakdown_coretomem[INST_ACC_R] = 46160 {8:5770,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13013488 {8:1626686,}
traffic_breakdown_memtocore[CONST_ACC_R] = 513504 {72:7132,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273451936 {136:2010676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552528 {8:319066,}
traffic_breakdown_memtocore[INST_ACC_R] = 784720 {136:5770,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 221229296 {136:1626686,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 625 
averagemflatency_1 = 665 
averagemflatency_2= 578 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 34 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2269489 
mrq_lat_table:966803 	43494 	51986 	107502 	300513 	313502 	261350 	134752 	30281 	2456 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	11446 	41426 	100305 	285403 	1220274 	1825266 	471833 	7533 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	523969 	150205 	211114 	400177 	697009 	984982 	867439 	131780 	2680 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	127025 	3164319 	347535 	5576 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	14426 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	657 	3865 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        19        23        27        30        32        22        28        26 
dram[4]:        30        32        28        30        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7381      9720      7133      7047      4771      8597      9350      9848      7938      6701      4947      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      5875      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8163      4641      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      4744      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      5387      4369      4932      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      6251      7518      4938      5604      7251      5726     10684      7456 
average row accesses per activate:
dram[0]:  1.545179  1.533070  1.548365  1.536810  1.672048  1.672283  1.541751  1.527027  1.591461  1.579034  1.566063  1.566278  1.477466  1.493327  1.519257  1.511219 
dram[1]:  1.530982  1.542946  1.557359  1.538479  1.648569  1.631379  1.542387  1.531369  1.579883  1.566409  1.559501  1.567792  1.481476  1.473741  1.527648  1.510738 
dram[2]:  1.521913  1.540591  1.551661  1.535953  1.668446  1.648206  1.539972  1.531223  1.568297  1.594926  1.563981  1.566978  1.497884  1.481846  1.505518  1.513616 
dram[3]:  1.527073  1.533871  1.530753  1.553180  1.657170  1.655091  1.520096  1.544537  1.583243  1.583538  1.560639  1.563148  1.490745  1.473790  1.502393  1.523053 
dram[4]:  1.521752  1.537845  1.532955  1.550853  1.695469  1.663189  1.540821  1.549485  1.581840  1.568720  1.558501  1.572944  1.487682  1.483226  1.508612  1.524772 
dram[5]:  1.532905  1.523933  1.547111  1.533942  1.678867  1.653196  1.534253  1.523798  1.590926  1.583624  1.571575  1.577047  1.480984  1.482951  1.525023  1.514755 
average row locality = 2212650/1422003 = 1.556009
average row locality_1 = 1268358/769240 = 1.648846
average row locality_2 = 944292/652763 = 1.446608
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18639     18543     18733     18638     21869     21889     22510     22250     22625     22441     22208     22349     19813     19748     18859     18733 
dram[1]:     18594     18531     18602     18727     21793     21811     22363     22430     22532     22366     22537     22551     19821     19820     18803     18749 
dram[2]:     18553     18441     18644     18719     21783     21808     22348     22441     22699     22582     22239     22215     19720     19622     18777     18753 
dram[3]:     18482     18494     18660     18501     21995     21998     22394     22424     22681     22777     22584     22391     19946     19798     18901     18677 
dram[4]:     18581     18508     18734     18644     21951     22060     22448     22405     22505     22577     22341     22124     19795     19471     18835     18819 
dram[5]:     18535     18657     18656     18614     21921     22114     22452     22423     22628     22768     22709     22619     19901     19797     18747     18778 
total reads: 1981041
bank skew: 22777/18441 = 1.24
chip skew: 331319/329344 = 1.01
number of total write accesses:
dram[0]:      1232      1252      1532      1548      5576      5702      2508      2497      3580      3392      3145      3327       873       839       864       866 
dram[1]:      1246      1265      1544      1564      5504      5265      2545      2467      3495      3179      3201      3073       853       805       867       877 
dram[2]:      1241      1257      1540      1531      5718      5394      2598      2423      3697      3570      3171      3134       813       703       867       868 
dram[3]:      1260      1273      1549      1549      5693      5455      2417      2667      3604      3638      3307      3229       832       670       875       879 
dram[4]:      1252      1261      1547      1545      5775      5519      2615      2551      3540      3401      3234      3084       857       646       872       878 
dram[5]:      1264      1273      1557      1565      5876      5377      2676      2485      3495      3555      3420      3366       815       644       877       882 
total reads: 231609
bank skew: 5876/644 = 9.12
chip skew: 39127/37750 = 1.04
average mf latency per bank:
dram[0]:        810       807       931       934      1287      1290      1780      1795      1218      1236      1111      1107       976       962       797       783
dram[1]:        754       764       874       913      1205      1312      1687      1734      1157      1188      1024      1038       883       894       711       731
dram[2]:        791       825       907       968      1277      1382      1761      1834      1208      1246      1116      1145       970      1158       779       814
dram[3]:        755       772       867       905      1202      1300      1680      1722      1133      1173      1018      1031       868       895       713       726
dram[4]:        807       824       933       962      1289      1384      1780      1833      1235      1252      1129      1131       995       989       797       811
dram[5]:        739       791       862       927      1208      1333      1665      1772      1152      1183      1015      1039       865       900       704       738
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      3956      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      3704      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3310      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807327 n_act=236488 n_pre=236472 n_req=356657 n_req_1=87503 n_req_2=269154 n_req_3=0 n_rd=659694 n_write=55745 bw_util=0.4617 bw_util_1=0.1054 bw_util_2=0.3563 bw_util_3=0 blp=5.298728 blp_1= 2.039459 blp_2= 3.839545 blp_3= -nan
 n_activity=2779245 dram_eff=0.4977 dram_eff_1=0.1136 dram_eff_2=0.384 dram_eff_3=0
bk0: 37278a 2308440i bk1: 37086a 2299589i bk2: 37466a 2265422i bk3: 37276a 2257923i bk4: 43738a 1857849i bk5: 43778a 1828166i bk6: 45020a 2025586i bk7: 44500a 2011522i bk8: 45250a 2019845i bk9: 44882a 2027801i bk10: 44416a 2027363i bk11: 44698a 1997594i bk12: 39626a 2236148i bk13: 39496a 2243006i bk14: 37718a 2254611i bk15: 37466a 2243440i 
bw_dist = 0.105	0.356	0.000	0.466	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05897
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807265 n_act=236924 n_pre=236908 n_req=356072 n_req_1=86163 n_req_2=269909 n_req_3=0 n_rd=660060 n_write=54569 bw_util=0.4615 bw_util_1=0.1043 bw_util_2=0.3572 bw_util_3=0 blp=5.234345 blp_1= 1.994180 blp_2= 3.821247 blp_3= -nan
 n_activity=2780847 dram_eff=0.4971 dram_eff_1=0.1123 dram_eff_2=0.3848 dram_eff_3=0
bk0: 37188a 2309116i bk1: 37062a 2299543i bk2: 37204a 2285469i bk3: 37454a 2256382i bk4: 43586a 1875127i bk5: 43622a 1859072i bk6: 44726a 2035957i bk7: 44860a 2018153i bk8: 45064a 2030525i bk9: 44732a 2039349i bk10: 45074a 2025174i bk11: 45102a 2012399i bk12: 39642a 2250391i bk13: 39640a 2238671i bk14: 37606a 2267541i bk15: 37498a 2244867i 
bw_dist = 0.104	0.357	0.000	0.467	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.65518
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1808519 n_act=236496 n_pre=236480 n_req=355869 n_req_1=86604 n_req_2=269265 n_req_3=0 n_rd=658688 n_write=55543 bw_util=0.4608 bw_util_1=0.1044 bw_util_2=0.3564 bw_util_3=0 blp=5.306685 blp_1= 2.016544 blp_2= 3.853648 blp_3= -nan
 n_activity=2778465 dram_eff=0.4968 dram_eff_1=0.1126 dram_eff_2=0.3843 dram_eff_3=0
bk0: 37106a 2301323i bk1: 36882a 2298461i bk2: 37288a 2267102i bk3: 37438a 2256943i bk4: 43566a 1844902i bk5: 43616a 1845138i bk6: 44696a 2026369i bk7: 44882a 2008602i bk8: 45398a 2004826i bk9: 45164a 1999982i bk10: 44478a 2021089i bk11: 44430a 2009469i bk12: 39440a 2251381i bk13: 39244a 2250493i bk14: 37554a 2250086i bk15: 37506a 2245968i 
bw_dist = 0.104	0.356	0.000	0.467	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1802539 n_act=237881 n_pre=237865 n_req=357560 n_req_1=87578 n_req_2=269982 n_req_3=0 n_rd=661406 n_write=56035 bw_util=0.4629 bw_util_1=0.1056 bw_util_2=0.3573 bw_util_3=0 blp=5.226491 blp_1= 2.004102 blp_2= 3.796258 blp_3= -nan
 n_activity=2792970 dram_eff=0.4965 dram_eff_1=0.1133 dram_eff_2=0.3832 dram_eff_3=0
bk0: 36964a 2308780i bk1: 36988a 2301859i bk2: 37320a 2276628i bk3: 37002a 2275092i bk4: 43990a 1854745i bk5: 43996a 1853925i bk6: 44788a 2042630i bk7: 44848a 2011489i bk8: 45362a 2025506i bk9: 45554a 2007308i bk10: 45168a 2012400i bk11: 44782a 2007895i bk12: 39892a 2252001i bk13: 39596a 2258861i bk14: 37802a 2258329i bk15: 37354a 2255547i 
bw_dist = 0.106	0.357	0.000	0.469	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.75739
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1807799 n_act=236330 n_pre=236314 n_req=356319 n_req_1=87268 n_req_2=269051 n_req_3=0 n_rd=659596 n_write=55687 bw_util=0.4614 bw_util_1=0.1053 bw_util_2=0.3561 bw_util_3=0 blp=5.306205 blp_1= 2.025005 blp_2= 3.841783 blp_3= -nan
 n_activity=2773242 dram_eff=0.4985 dram_eff_1=0.1137 dram_eff_2=0.3847 dram_eff_3=0
bk0: 37162a 2299257i bk1: 37016a 2296308i bk2: 37468a 2261360i bk3: 37288a 2260262i bk4: 43902a 1848244i bk5: 44120a 1836275i bk6: 44896a 2024559i bk7: 44810a 1997902i bk8: 45010a 2014789i bk9: 45154a 2012024i bk10: 44682a 2021081i bk11: 44248a 2019219i bk12: 39590a 2241415i bk13: 38942a 2267162i bk14: 37670a 2256075i bk15: 37638a 2247166i 
bw_dist = 0.105	0.356	0.000	0.464	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.109
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2995726 n_nop=1801023 n_act=237888 n_pre=237872 n_req=358349 n_req_1=88370 n_req_2=269979 n_req_3=0 n_rd=662638 n_write=56305 bw_util=0.4638 bw_util_1=0.1065 bw_util_2=0.3573 bw_util_3=0 blp=5.267527 blp_1= 2.030141 blp_2= 3.812897 blp_3= -nan
 n_activity=2787621 dram_eff=0.4985 dram_eff_1=0.1145 dram_eff_2=0.384 dram_eff_3=0
bk0: 37070a 2311925i bk1: 37314a 2294545i bk2: 37312a 2275127i bk3: 37228a 2261779i bk4: 43842a 1844668i bk5: 44228a 1847827i bk6: 44904a 2022789i bk7: 44846a 2011778i bk8: 45256a 2033288i bk9: 45536a 2004479i bk10: 45418a 2002897i bk11: 45238a 1991850i bk12: 39802a 2245215i bk13: 39594a 2251647i bk14: 37494a 2265497i bk15: 37556a 2246982i 
bw_dist = 0.107	0.357	0.000	0.467	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 332499, Miss = 165256, Miss_rate = 0.497, Pending_hits = 4742, Reservation_fails = 81917
L2_cache_bank[1]: Access = 331377, Miss = 164591, Miss_rate = 0.497, Pending_hits = 4703, Reservation_fails = 82417
L2_cache_bank[2]: Access = 328079, Miss = 165045, Miss_rate = 0.503, Pending_hits = 4691, Reservation_fails = 55902
L2_cache_bank[3]: Access = 329209, Miss = 164985, Miss_rate = 0.501, Pending_hits = 4661, Reservation_fails = 61459
L2_cache_bank[4]: Access = 332452, Miss = 164763, Miss_rate = 0.496, Pending_hits = 4680, Reservation_fails = 72753
L2_cache_bank[5]: Access = 334701, Miss = 164581, Miss_rate = 0.492, Pending_hits = 4692, Reservation_fails = 91782
L2_cache_bank[6]: Access = 327539, Miss = 165643, Miss_rate = 0.506, Pending_hits = 4817, Reservation_fails = 57358
L2_cache_bank[7]: Access = 329389, Miss = 165060, Miss_rate = 0.501, Pending_hits = 4619, Reservation_fails = 69249
L2_cache_bank[8]: Access = 331640, Miss = 165190, Miss_rate = 0.498, Pending_hits = 4643, Reservation_fails = 82005
L2_cache_bank[9]: Access = 333663, Miss = 164608, Miss_rate = 0.493, Pending_hits = 4849, Reservation_fails = 91426
L2_cache_bank[10]: Access = 327749, Miss = 165549, Miss_rate = 0.505, Pending_hits = 4660, Reservation_fails = 56809
L2_cache_bank[11]: Access = 331044, Miss = 165770, Miss_rate = 0.501, Pending_hits = 4936, Reservation_fails = 71827
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332499, Miss = 165256 (0.497), PendingHit = 4742 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331377, Miss = 164591 (0.497), PendingHit = 4703 (0.0142)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 328079, Miss = 165045 (0.503), PendingHit = 4691 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329209, Miss = 164985 (0.501), PendingHit = 4661 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332452, Miss = 164763 (0.496), PendingHit = 4680 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334701, Miss = 164581 (0.492), PendingHit = 4692 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327539, Miss = 165643 (0.506), PendingHit = 4817 (0.0147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329389, Miss = 165060 (0.501), PendingHit = 4619 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331640, Miss = 165190 (0.498), PendingHit = 4643 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333663, Miss = 164608 (0.493), PendingHit = 4849 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327749, Miss = 165549 (0.505), PendingHit = 4660 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331044, Miss = 165770 (0.501), PendingHit = 4936 (0.0149)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2118142
Stream 1: Misses  = 1057075
Stream 2: Accesses  = 1851199
Stream 2: Misses  = 923966
Stream 1+2: Accesses  = 3969341
Stream 1+2: Misses  = 1981041
Total Accesses  = 3969341
MPKI-CORES
CORE_L2MPKI_0	44.956
CORE_L2MPKI_1	46.796
CORE_L2MPKI_2	43.258
CORE_L2MPKI_3	46.583
CORE_L2MPKI_4	43.317
CORE_L2MPKI_5	43.994
CORE_L2MPKI_6	45.831
CORE_L2MPKI_7	45.193
CORE_L2MPKI_8	44.108
CORE_L2MPKI_9	46.769
CORE_L2MPKI_10	2.636
CORE_L2MPKI_11	2.609
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.570
CORE_L2MPKI_14	2.591
CORE_L2MPKI_15	2.614
CORE_L2MPKI_16	2.562
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.556
CORE_L2MPKI_19	2.565
CORE_L2MPKI_20	2.535
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.575
CORE_L2MPKI_23	2.615
CORE_L2MPKI_24	2.590
CORE_L2MPKI_25	2.601
CORE_L2MPKI_26	2.582
CORE_L2MPKI_27	2.641
CORE_L2MPKI_28	2.603
CORE_L2MPKI_29	2.620
CORE_L2MPKI_30	2.574
CORE_L2MPKI_31	2.586
CORE_L2MPKI_32	2.552
CORE_L2MPKI_33	2.548
CORE_L2MPKI_34	2.577
CORE_L2MPKI_35	2.647
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.578
CORE_L2MPKI_38	2.541
CORE_L2MPKI_39	2.621
CORE_L2MPKI_40	2.567
CORE_L2MPKI_41	2.567
CORE_L2MPKI_42	2.564
CORE_L2MPKI_43	2.574
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.585
CORE_L2MPKI_46	2.526
CORE_L2MPKI_47	2.561
CORE_L2MPKI_48	2.588
CORE_L2MPKI_49	2.586
CORE_L2MPKI_50	2.541
CORE_L2MPKI_51	2.564
CORE_L2MPKI_52	2.499
CORE_L2MPKI_53	2.596
CORE_L2MPKI_54	2.522
CORE_L2MPKI_55	2.590
CORE_L2MPKI_56	2.545
CORE_L2MPKI_57	2.566
CORE_L2MPKI_58	2.538
CORE_L2MPKI_59	2.516
Avg_MPKI_Stream1= 16.757
Avg_MPKI_Stream2= 2.568
MISSES-CORES
CORE_MISSES_0	45966
CORE_MISSES_1	41472
CORE_MISSES_2	40496
CORE_MISSES_3	41380
CORE_MISSES_4	41668
CORE_MISSES_5	39304
CORE_MISSES_6	46617
CORE_MISSES_7	40881
CORE_MISSES_8	42237
CORE_MISSES_9	40379
CORE_MISSES_10	31885
CORE_MISSES_11	32658
CORE_MISSES_12	32366
CORE_MISSES_13	30911
CORE_MISSES_14	31382
CORE_MISSES_15	31777
CORE_MISSES_16	30302
CORE_MISSES_17	32128
CORE_MISSES_18	30180
CORE_MISSES_19	31579
CORE_MISSES_20	30455
CORE_MISSES_21	32033
CORE_MISSES_22	30863
CORE_MISSES_23	33077
CORE_MISSES_24	32003
CORE_MISSES_25	32301
CORE_MISSES_26	32093
CORE_MISSES_27	33482
CORE_MISSES_28	32229
CORE_MISSES_29	32971
CORE_MISSES_30	30395
CORE_MISSES_31	31313
CORE_MISSES_32	31161
CORE_MISSES_33	29915
CORE_MISSES_34	30142
CORE_MISSES_35	31241
CORE_MISSES_36	31201
CORE_MISSES_37	31101
CORE_MISSES_38	31619
CORE_MISSES_39	30494
CORE_MISSES_40	30595
CORE_MISSES_41	30236
CORE_MISSES_42	31471
CORE_MISSES_43	30945
CORE_MISSES_44	31275
CORE_MISSES_45	29979
CORE_MISSES_46	31747
CORE_MISSES_47	32076
CORE_MISSES_48	30980
CORE_MISSES_49	30999
CORE_MISSES_50	30968
CORE_MISSES_51	30840
CORE_MISSES_52	30894
CORE_MISSES_53	30337
CORE_MISSES_54	30773
CORE_MISSES_55	30586
CORE_MISSES_56	30980
CORE_MISSES_57	29476
CORE_MISSES_58	30403
CORE_MISSES_59	29824
L2_MISSES = 1981041
L2_total_cache_accesses = 3969341
L2_total_cache_misses = 1981041
L2_total_cache_miss_rate = 0.4991
L2_total_cache_pending_hits = 56693
L2_total_cache_reservation_fails = 874904
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1653923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 637010
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5378
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 814
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 940
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8494
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1406819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42575
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 177292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 148660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59894
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5230
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 314
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 226
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9121
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18556122
icnt_total_pkts_simt_to_mem=4435219
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0374
gpu_ipc_2 =     266.6305
gpu_tot_sim_cycle_stream_1 = 2379795
gpu_tot_sim_cycle_stream_2 = 2376411
gpu_sim_insn_1 = 11987918
gpu_sim_insn_2 = 633623632
gpu_sim_cycle = 2379802
gpu_sim_insn = 645611550
gpu_ipc =     271.2879
gpu_tot_sim_cycle = 2379802
gpu_tot_sim_insn = 645611550
gpu_tot_ipc =     271.2879
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13035900
gpu_stall_icnt2sh    = 21086877
gpu_total_sim_rate=201942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11119908
	L1I_total_cache_misses = 42312
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 126349, Miss = 102197, Miss_rate = 0.809, Pending_hits = 7578, Reservation_fails = 2134583
	L1D_cache_core[1]: Access = 115064, Miss = 92480, Miss_rate = 0.804, Pending_hits = 6974, Reservation_fails = 1979373
	L1D_cache_core[2]: Access = 112838, Miss = 91121, Miss_rate = 0.808, Pending_hits = 6758, Reservation_fails = 1967466
	L1D_cache_core[3]: Access = 112894, Miss = 91411, Miss_rate = 0.810, Pending_hits = 6794, Reservation_fails = 1984445
	L1D_cache_core[4]: Access = 116138, Miss = 92996, Miss_rate = 0.801, Pending_hits = 7032, Reservation_fails = 1999877
	L1D_cache_core[5]: Access = 110056, Miss = 88835, Miss_rate = 0.807, Pending_hits = 6768, Reservation_fails = 1956225
	L1D_cache_core[6]: Access = 126567, Miss = 102375, Miss_rate = 0.809, Pending_hits = 7613, Reservation_fails = 2155398
	L1D_cache_core[7]: Access = 115167, Miss = 92635, Miss_rate = 0.804, Pending_hits = 6970, Reservation_fails = 1989504
	L1D_cache_core[8]: Access = 115808, Miss = 93601, Miss_rate = 0.808, Pending_hits = 7160, Reservation_fails = 2016201
	L1D_cache_core[9]: Access = 110474, Miss = 89242, Miss_rate = 0.808, Pending_hits = 6519, Reservation_fails = 1952759
	L1D_cache_core[10]: Access = 31111, Miss = 30242, Miss_rate = 0.972, Pending_hits = 174, Reservation_fails = 40505
	L1D_cache_core[11]: Access = 32003, Miss = 31341, Miss_rate = 0.979, Pending_hits = 113, Reservation_fails = 35172
	L1D_cache_core[12]: Access = 32904, Miss = 31327, Miss_rate = 0.952, Pending_hits = 220, Reservation_fails = 47897
	L1D_cache_core[13]: Access = 31526, Miss = 30487, Miss_rate = 0.967, Pending_hits = 143, Reservation_fails = 48216
	L1D_cache_core[14]: Access = 31267, Miss = 30391, Miss_rate = 0.972, Pending_hits = 182, Reservation_fails = 43026
	L1D_cache_core[15]: Access = 31901, Miss = 30928, Miss_rate = 0.969, Pending_hits = 101, Reservation_fails = 38129
	L1D_cache_core[16]: Access = 31264, Miss = 30130, Miss_rate = 0.964, Pending_hits = 200, Reservation_fails = 47228
	L1D_cache_core[17]: Access = 31798, Miss = 30935, Miss_rate = 0.973, Pending_hits = 128, Reservation_fails = 35670
	L1D_cache_core[18]: Access = 30185, Miss = 29530, Miss_rate = 0.978, Pending_hits = 168, Reservation_fails = 38452
	L1D_cache_core[19]: Access = 31774, Miss = 30927, Miss_rate = 0.973, Pending_hits = 133, Reservation_fails = 37836
	L1D_cache_core[20]: Access = 29955, Miss = 29716, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33439
	L1D_cache_core[21]: Access = 30470, Miss = 30388, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 25227
	L1D_cache_core[22]: Access = 29768, Miss = 29472, Miss_rate = 0.990, Pending_hits = 120, Reservation_fails = 35633
	L1D_cache_core[23]: Access = 31033, Miss = 30974, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 19621
	L1D_cache_core[24]: Access = 30360, Miss = 30194, Miss_rate = 0.995, Pending_hits = 114, Reservation_fails = 30965
	L1D_cache_core[25]: Access = 30401, Miss = 30359, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 26338
	L1D_cache_core[26]: Access = 30490, Miss = 30328, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 28520
	L1D_cache_core[27]: Access = 31272, Miss = 31194, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 23625
	L1D_cache_core[28]: Access = 30246, Miss = 30118, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 29038
	L1D_cache_core[29]: Access = 30873, Miss = 30798, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 27153
	L1D_cache_core[30]: Access = 29080, Miss = 29080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27078
	L1D_cache_core[31]: Access = 29830, Miss = 29830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27396
	L1D_cache_core[32]: Access = 30040, Miss = 30040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31483
	L1D_cache_core[33]: Access = 28946, Miss = 28946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33018
	L1D_cache_core[34]: Access = 28798, Miss = 28798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31940
	L1D_cache_core[35]: Access = 29241, Miss = 29241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32914
	L1D_cache_core[36]: Access = 29678, Miss = 29678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23214
	L1D_cache_core[37]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28644
	L1D_cache_core[38]: Access = 30591, Miss = 30591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25472
	L1D_cache_core[39]: Access = 28729, Miss = 28729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32474
	L1D_cache_core[40]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30329
	L1D_cache_core[41]: Access = 29034, Miss = 29034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33088
	L1D_cache_core[42]: Access = 30262, Miss = 30262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21835
	L1D_cache_core[43]: Access = 29682, Miss = 29682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29360
	L1D_cache_core[44]: Access = 29475, Miss = 29475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27045
	L1D_cache_core[45]: Access = 28770, Miss = 28770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31154
	L1D_cache_core[46]: Access = 30870, Miss = 30870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16660
	L1D_cache_core[47]: Access = 30510, Miss = 30510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21862
	L1D_cache_core[48]: Access = 29498, Miss = 29498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27884
	L1D_cache_core[49]: Access = 29663, Miss = 29663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27342
	L1D_cache_core[50]: Access = 30006, Miss = 30006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28031
	L1D_cache_core[51]: Access = 29607, Miss = 29607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25679
	L1D_cache_core[52]: Access = 30372, Miss = 30372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23748
	L1D_cache_core[53]: Access = 29029, Miss = 29029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28591
	L1D_cache_core[54]: Access = 30149, Miss = 30149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21305
	L1D_cache_core[55]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31531
	L1D_cache_core[56]: Access = 30041, Miss = 30041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22155
	L1D_cache_core[57]: Access = 28357, Miss = 28357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29607
	L1D_cache_core[58]: Access = 29533, Miss = 29533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26648
	L1D_cache_core[59]: Access = 29046, Miss = 29046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30236
	L1D_total_cache_accesses = 2669617
	L1D_total_cache_misses = 2434333
	L1D_total_cache_miss_rate = 0.9119
	L1D_total_cache_pending_hits = 72466
	L1D_total_cache_reservation_fails = 21655244
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1042881
	L1C_total_cache_misses = 11371
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1707913
	L1T_total_cache_miss_rate = 0.3767
	L1T_total_cache_pending_hits = 2826197
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2109592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18401022
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1031510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11371
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2826197
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1707913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3254222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11077596
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3599, 2744, 2744, 2800, 2781, 3178, 2796, 3108, 3241, 2671, 2729, 3629, 2781, 2204, 2785, 3094, 2280, 2155, 2232, 2595, 2323, 2588, 2241, 2542, 2297, 2138, 2325, 2095, 2295, 2102, 2310, 2119, 2338, 1981, 2295, 2116, 2724, 2119, 1771, 2098, 2639, 2105, 2294, 2525, 2034, 2092, 2133, 2499, 
gpgpu_n_tot_thrd_icount = 680002912
gpgpu_n_tot_w_icount = 21250091
gpgpu_n_stall_shd_mem = 41270272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2109592
gpgpu_n_mem_write_global = 328067
gpgpu_n_mem_texture = 1707913
gpgpu_n_mem_const = 7211
gpgpu_n_load_insn  = 46291922
gpgpu_n_store_insn = 1743200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 7907266
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22592605
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48185885	W0_Idle:17103480	W0_Scoreboard:197906338	W1:189138	W2:165766	W3:170627	W4:140956	W5:102405	W6:55096	W7:29207	W8:12146	W9:5644	W10:2371	W11:1375	W12:1352	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:20170474
Warp Occupancy Distribution:
Stall:40373171	W0_Idle:10883254	W0_Scoreboard:81601167	W1:189138	W2:165766	W3:170627	W4:140956	W5:102405	W6:55096	W7:29207	W8:12146	W9:5644	W10:2371	W11:1375	W12:1352	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:8241529
Warp Occupancy Distribution:
Stall:7812714	W0_Idle:6220226	W0_Scoreboard:116305171	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11928945
warp_utilization0: 0.074708
warp_utilization1: 0.065560
warp_utilization2: 0.083849
traffic_breakdown_coretomem[CONST_ACC_R] = 57688 {8:7211,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16876736 {8:2109592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18053464 {40:267666,72:13558,136:46843,}
traffic_breakdown_coretomem[INST_ACC_R] = 48320 {8:6040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13663304 {8:1707913,}
traffic_breakdown_memtocore[CONST_ACC_R] = 519192 {72:7211,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 286863168 {136:2109288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2624536 {8:328067,}
traffic_breakdown_memtocore[INST_ACC_R] = 821440 {136:6040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 232276168 {136:1707913,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 623 
averagemflatency_1 = 663 
averagemflatency_2= 578 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 33 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2379801 
mrq_lat_table:1012731 	45571 	54391 	112170 	313172 	325772 	269691 	137674 	30669 	2465 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	11834 	42952 	105022 	301324 	1283618 	1911562 	488036 	8056 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	547617 	157630 	222276 	421610 	735871 	1032842 	900460 	137618 	2829 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	131154 	3321132 	366208 	5879 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	23427 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	693 	4048 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        21        23        27        30        32        22        28        26 
dram[4]:        30        32        28        33        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7703      9720      7133      7047      4771      8597      9350      9848      7938      6701      5378      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      6129      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8216      5088      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      5276      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      6631      4868      5151      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      7853      7518      4938      5604      7251      5726     10684      7510 
average row accesses per activate:
dram[0]:  1.547881  1.533879  1.549600  1.538896  1.665029  1.664614  1.536472  1.522719  1.584565  1.572822  1.565954  1.564805  1.479064  1.495432  1.518008  1.509515 
dram[1]:  1.532274  1.540052  1.555972  1.538506  1.643677  1.624971  1.535873  1.527914  1.577376  1.560915  1.558946  1.567211  1.483720  1.474259  1.526515  1.507352 
dram[2]:  1.522556  1.539751  1.551147  1.536152  1.663328  1.642691  1.536584  1.524649  1.564600  1.588908  1.562771  1.567194  1.499895  1.483123  1.505942  1.512141 
dram[3]:  1.527387  1.531190  1.531831  1.553839  1.650362  1.649139  1.516536  1.538774  1.576497  1.578543  1.559509  1.563947  1.492684  1.476623  1.499782  1.520849 
dram[4]:  1.521685  1.537128  1.533003  1.551598  1.685716  1.657106  1.537608  1.544093  1.578100  1.564572  1.559802  1.574146  1.490196  1.486594  1.507843  1.524314 
dram[5]:  1.532188  1.523900  1.547321  1.537688  1.673108  1.646865  1.529752  1.520783  1.585087  1.581147  1.569817  1.577099  1.482884  1.488593  1.521471  1.511621 
average row locality = 2304317/1482979 = 1.553843
average row locality_1 = 1314894/800154 = 1.643301
average row locality_2 = 989423/682825 = 1.449014
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19519     19479     19659     19597     22802     22866     23535     23268     23542     23378     23036     23173     20605     20539     19676     19529 
dram[1]:     19505     19449     19535     19672     22734     22769     23388     23409     23444     23291     23358     23355     20595     20601     19614     19556 
dram[2]:     19450     19340     19565     19645     22757     22791     23365     23399     23628     23502     23076     23035     20484     20406     19589     19552 
dram[3]:     19394     19429     19610     19452     22960     22981     23411     23407     23588     23682     23419     23197     20720     20578     19717     19474 
dram[4]:     19487     19417     19675     19582     22894     22992     23395     23398     23421     23491     23158     22925     20575     20246     19627     19613 
dram[5]:     19447     19573     19581     19564     22858     23062     23461     23415     23538     23682     23513     23425     20686     20560     19533     19592 
total reads: 2066467
bank skew: 23682/19340 = 1.22
chip skew: 345490/343584 = 1.01
number of total write accesses:
dram[0]:      1300      1325      1648      1669      5670      5792      2542      2536      3581      3393      3200      3388       942       904       934       937 
dram[1]:      1314      1334      1662      1684      5603      5356      2579      2509      3496      3179      3261      3134       913       876       939       947 
dram[2]:      1307      1325      1664      1643      5809      5483      2634      2456      3704      3573      3227      3192       882       773       940       936 
dram[3]:      1325      1337      1661      1674      5786      5559      2452      2706      3605      3641      3364      3290       906       740       947       951 
dram[4]:      1319      1325      1669      1678      5866      5608      2649      2586      3544      3404      3290      3146       933       712       943       950 
dram[5]:      1331      1341      1673      1693      5973      5465      2710      2525      3502      3558      3480      3433       887       712       946       960 
total reads: 237850
bank skew: 5973/712 = 8.39
chip skew: 40189/38786 = 1.04
average mf latency per bank:
dram[0]:        822       827       956       973      1301      1315      1781      1814      1208      1232      1098      1098       966       957       800       792
dram[1]:        772       778       897       934      1220      1325      1685      1736      1145      1176      1011      1026       875       884       715       735
dram[2]:        803       834       930       994      1295      1401      1766      1839      1200      1235      1103      1130       959      1208       785       813
dram[3]:        769       788       891       932      1222      1315      1687      1724      1126      1162      1006      1019       860       887       721       738
dram[4]:        817       837       953       995      1302      1402      1780      1841      1223      1242      1113      1118       980       979       799       819
dram[5]:        751       808       883       963      1220      1355      1664      1778      1140      1173      1002      1029       855       895       705       751
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      4240      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      4006      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3739      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1902068 n_act=246725 n_pre=246709 n_req=371623 n_req_1=89044 n_req_2=282579 n_req_3=0 n_rd=688406 n_write=57430 bw_util=0.4591 bw_util_1=0.1024 bw_util_2=0.3567 bw_util_3=0 blp=5.262174 blp_1= 2.027147 blp_2= 3.839706 blp_3= -nan
 n_activity=2909368 dram_eff=0.4957 dram_eff_1=0.1106 dram_eff_2=0.3852 dram_eff_3=0
bk0: 39038a 2422933i bk1: 38958a 2411324i bk2: 39318a 2376137i bk3: 39194a 2365537i bk4: 45604a 1968375i bk5: 45732a 1936098i bk6: 47070a 2134526i bk7: 46536a 2118072i bk8: 47084a 2135772i bk9: 46756a 2143086i bk10: 46072a 2142623i bk11: 46346a 2110933i bk12: 41210a 2350377i bk13: 41078a 2357428i bk14: 39352a 2366606i bk15: 39058a 2355300i 
bw_dist = 0.102	0.357	0.000	0.467	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9578
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1902233 n_act=247149 n_pre=247133 n_req=370935 n_req_1=87611 n_req_2=283324 n_req_3=0 n_rd=688550 n_write=56273 bw_util=0.4588 bw_util_1=0.1012 bw_util_2=0.3576 bw_util_3=0 blp=5.190698 blp_1= 1.982158 blp_2= 3.814655 blp_3= -nan
 n_activity=2912592 dram_eff=0.4948 dram_eff_1=0.1091 dram_eff_2=0.3857 dram_eff_3=0
bk0: 39010a 2423036i bk1: 38898a 2412048i bk2: 39070a 2395575i bk3: 39344a 2365468i bk4: 45468a 1986774i bk5: 45538a 1968870i bk6: 46776a 2143773i bk7: 46818a 2128048i bk8: 46888a 2148485i bk9: 46582a 2156064i bk10: 46716a 2140625i bk11: 46710a 2128798i bk12: 41190a 2367522i bk13: 41202a 2354003i bk14: 39228a 2379362i bk15: 39112a 2356856i 
bw_dist = 0.101	0.358	0.000	0.468	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.53934
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1903685 n_act=246644 n_pre=246628 n_req=370714 n_req_1=88066 n_req_2=282648 n_req_3=0 n_rd=687168 n_write=57213 bw_util=0.4581 bw_util_1=0.1013 bw_util_2=0.3568 bw_util_3=0 blp=5.267031 blp_1= 2.003840 blp_2= 3.850423 blp_3= -nan
 n_activity=2907510 dram_eff=0.495 dram_eff_1=0.1095 dram_eff_2=0.3855 dram_eff_3=0
bk0: 38900a 2414957i bk1: 38680a 2411857i bk2: 39130a 2376797i bk3: 39290a 2367063i bk4: 45514a 1955453i bk5: 45582a 1954331i bk6: 46730a 2135366i bk7: 46798a 2117850i bk8: 47256a 2120857i bk9: 47004a 2116339i bk10: 46152a 2134786i bk11: 46070a 2123935i bk12: 40968a 2365847i bk13: 40812a 2365241i bk14: 39178a 2362654i bk15: 39104a 2358891i 
bw_dist = 0.101	0.357	0.000	0.467	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.95276
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1897260 n_act=248159 n_pre=248143 n_req=372508 n_req_1=89080 n_req_2=283428 n_req_3=0 n_rd=690038 n_write=57738 bw_util=0.4602 bw_util_1=0.1025 bw_util_2=0.3577 bw_util_3=0 blp=5.185711 blp_1= 1.991227 blp_2= 3.793381 blp_3= -nan
 n_activity=2924246 dram_eff=0.4944 dram_eff_1=0.1101 dram_eff_2=0.3843 dram_eff_3=0
bk0: 38788a 2422899i bk1: 38858a 2413312i bk2: 39220a 2386856i bk3: 38904a 2384984i bk4: 45920a 1965544i bk5: 45962a 1961869i bk6: 46822a 2152316i bk7: 46814a 2120035i bk8: 47176a 2141842i bk9: 47364a 2124709i bk10: 46838a 2128125i bk11: 46394a 2124782i bk12: 41440a 2368067i bk13: 41156a 2373975i bk14: 39434a 2369909i bk15: 38948a 2367995i 
bw_dist = 0.103	0.358	0.000	0.471	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.64044
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1903511 n_act=246336 n_pre=246320 n_req=371052 n_req_1=88613 n_req_2=282439 n_req_3=0 n_rd=687792 n_write=57379 bw_util=0.4586 bw_util_1=0.102 bw_util_2=0.3565 bw_util_3=0 blp=5.261917 blp_1= 2.012697 blp_2= 3.837856 blp_3= -nan
 n_activity=2902248 dram_eff=0.4963 dram_eff_1=0.1104 dram_eff_2=0.3859 dram_eff_3=0
bk0: 38974a 2413741i bk1: 38834a 2409513i bk2: 39350a 2372018i bk3: 39164a 2370114i bk4: 45788a 1959643i bk5: 45984a 1946558i bk6: 46790a 2136299i bk7: 46796a 2105704i bk8: 46842a 2132511i bk9: 46982a 2128981i bk10: 46316a 2139006i bk11: 45850a 2134310i bk12: 41150a 2357419i bk13: 40492a 2382152i bk14: 39254a 2370959i bk15: 39226a 2360442i 
bw_dist = 0.102	0.357	0.000	0.465	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97923
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1896394 n_act=247970 n_pre=247954 n_req=373140 n_req_1=89748 n_req_2=283392 n_req_3=0 n_rd=690980 n_write=58040 bw_util=0.4609 bw_util_1=0.1032 bw_util_2=0.3577 bw_util_3=0 blp=5.228186 blp_1= 2.016694 blp_2= 3.811841 blp_3= -nan
 n_activity=2916700 dram_eff=0.4964 dram_eff_1=0.1112 dram_eff_2=0.3852 dram_eff_3=0
bk0: 38894a 2425804i bk1: 39146a 2407341i bk2: 39162a 2385322i bk3: 39128a 2371769i bk4: 45716a 1956182i bk5: 46124a 1957782i bk6: 46922a 2132447i bk7: 46830a 2120166i bk8: 47076a 2149994i bk9: 47364a 2121952i bk10: 47026a 2118267i bk11: 46850a 2107197i bk12: 41372a 2360711i bk13: 41120a 2367018i bk14: 39066a 2378622i bk15: 39184a 2356665i 
bw_dist = 0.103	0.358	0.000	0.468	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.68553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 348197, Miss = 172375, Miss_rate = 0.495, Pending_hits = 4976, Reservation_fails = 83411
L2_cache_bank[1]: Access = 347417, Miss = 171830, Miss_rate = 0.495, Pending_hits = 4912, Reservation_fails = 85386
L2_cache_bank[2]: Access = 343623, Miss = 172173, Miss_rate = 0.501, Pending_hits = 4904, Reservation_fails = 57337
L2_cache_bank[3]: Access = 344569, Miss = 172103, Miss_rate = 0.499, Pending_hits = 4887, Reservation_fails = 62907
L2_cache_bank[4]: Access = 348264, Miss = 171914, Miss_rate = 0.494, Pending_hits = 4929, Reservation_fails = 74564
L2_cache_bank[5]: Access = 351330, Miss = 171670, Miss_rate = 0.489, Pending_hits = 4869, Reservation_fails = 92452
L2_cache_bank[6]: Access = 343083, Miss = 172819, Miss_rate = 0.504, Pending_hits = 5043, Reservation_fails = 58172
L2_cache_bank[7]: Access = 345290, Miss = 172201, Miss_rate = 0.499, Pending_hits = 4815, Reservation_fails = 69834
L2_cache_bank[8]: Access = 347206, Miss = 172233, Miss_rate = 0.496, Pending_hits = 4869, Reservation_fails = 82769
L2_cache_bank[9]: Access = 349616, Miss = 171664, Miss_rate = 0.491, Pending_hits = 5066, Reservation_fails = 93161
L2_cache_bank[10]: Access = 343056, Miss = 172617, Miss_rate = 0.503, Pending_hits = 4864, Reservation_fails = 57844
L2_cache_bank[11]: Access = 346963, Miss = 172874, Miss_rate = 0.498, Pending_hits = 5197, Reservation_fails = 73823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348197, Miss = 172375 (0.495), PendingHit = 4976 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347417, Miss = 171830 (0.495), PendingHit = 4912 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343623, Miss = 172173 (0.501), PendingHit = 4904 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 344569, Miss = 172103 (0.499), PendingHit = 4887 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348264, Miss = 171914 (0.494), PendingHit = 4929 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351330, Miss = 171670 (0.489), PendingHit = 4869 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343083, Miss = 172819 (0.504), PendingHit = 5043 (0.0147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 345290, Miss = 172201 (0.499), PendingHit = 4815 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347206, Miss = 172233 (0.496), PendingHit = 4869 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349616, Miss = 171664 (0.491), PendingHit = 5066 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343056, Miss = 172617 (0.503), PendingHit = 4864 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346963, Miss = 172874 (0.498), PendingHit = 5197 (0.015)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.495
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2217451
Stream 1: Misses  = 1098004
Stream 2: Accesses  = 1941163
Stream 2: Misses  = 968469
Stream 1+2: Accesses  = 4158614
Stream 1+2: Misses  = 2066473
Total Accesses  = 4158614
MPKI-CORES
CORE_L2MPKI_0	41.480
CORE_L2MPKI_1	43.067
CORE_L2MPKI_2	40.012
CORE_L2MPKI_3	42.650
CORE_L2MPKI_4	40.217
CORE_L2MPKI_5	40.441
CORE_L2MPKI_6	42.500
CORE_L2MPKI_7	41.774
CORE_L2MPKI_8	40.593
CORE_L2MPKI_9	42.974
CORE_L2MPKI_10	2.643
CORE_L2MPKI_11	2.611
CORE_L2MPKI_12	2.645
CORE_L2MPKI_13	2.576
CORE_L2MPKI_14	2.593
CORE_L2MPKI_15	2.620
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.624
CORE_L2MPKI_18	2.554
CORE_L2MPKI_19	2.566
CORE_L2MPKI_20	2.543
CORE_L2MPKI_21	2.584
CORE_L2MPKI_22	2.571
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.591
CORE_L2MPKI_25	2.617
CORE_L2MPKI_26	2.602
CORE_L2MPKI_27	2.633
CORE_L2MPKI_28	2.623
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.569
CORE_L2MPKI_31	2.581
CORE_L2MPKI_32	2.547
CORE_L2MPKI_33	2.544
CORE_L2MPKI_34	2.574
CORE_L2MPKI_35	2.634
CORE_L2MPKI_36	2.577
CORE_L2MPKI_37	2.574
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.613
CORE_L2MPKI_40	2.562
CORE_L2MPKI_41	2.567
CORE_L2MPKI_42	2.558
CORE_L2MPKI_43	2.571
CORE_L2MPKI_44	2.608
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.520
CORE_L2MPKI_47	2.588
CORE_L2MPKI_48	2.596
CORE_L2MPKI_49	2.581
CORE_L2MPKI_50	2.538
CORE_L2MPKI_51	2.556
CORE_L2MPKI_52	2.499
CORE_L2MPKI_53	2.585
CORE_L2MPKI_54	2.517
CORE_L2MPKI_55	2.586
CORE_L2MPKI_56	2.546
CORE_L2MPKI_57	2.560
CORE_L2MPKI_58	2.529
CORE_L2MPKI_59	2.547
Avg_MPKI_Stream1= 15.590
Avg_MPKI_Stream2= 2.565
MISSES-CORES
CORE_MISSES_0	46689
CORE_MISSES_1	42203
CORE_MISSES_2	41241
CORE_MISSES_3	42174
CORE_MISSES_4	42484
CORE_MISSES_5	39960
CORE_MISSES_6	47488
CORE_MISSES_7	41692
CORE_MISSES_8	42971
CORE_MISSES_9	41156
CORE_MISSES_10	33581
CORE_MISSES_11	34453
CORE_MISSES_12	34139
CORE_MISSES_13	32743
CORE_MISSES_14	33045
CORE_MISSES_15	33738
CORE_MISSES_16	32178
CORE_MISSES_17	34041
CORE_MISSES_18	31843
CORE_MISSES_19	33289
CORE_MISSES_20	32289
CORE_MISSES_21	33532
CORE_MISSES_22	32307
CORE_MISSES_23	34558
CORE_MISSES_24	33516
CORE_MISSES_25	33893
CORE_MISSES_26	33684
CORE_MISSES_27	34958
CORE_MISSES_28	33702
CORE_MISSES_29	34457
CORE_MISSES_30	31845
CORE_MISSES_31	32768
CORE_MISSES_32	32605
CORE_MISSES_33	31354
CORE_MISSES_34	31629
CORE_MISSES_35	32649
CORE_MISSES_36	32577
CORE_MISSES_37	32752
CORE_MISSES_38	33045
CORE_MISSES_39	31956
CORE_MISSES_40	32015
CORE_MISSES_41	31653
CORE_MISSES_42	32911
CORE_MISSES_43	32405
CORE_MISSES_44	32712
CORE_MISSES_45	31514
CORE_MISSES_46	33147
CORE_MISSES_47	33656
CORE_MISSES_48	32501
CORE_MISSES_49	32632
CORE_MISSES_50	32406
CORE_MISSES_51	32251
CORE_MISSES_52	32333
CORE_MISSES_53	31885
CORE_MISSES_54	32341
CORE_MISSES_55	32297
CORE_MISSES_56	32516
CORE_MISSES_57	30899
CORE_MISSES_58	31769
CORE_MISSES_59	31446
L2_MISSES = 2066473
L2_total_cache_accesses = 4158614
L2_total_cache_misses = 2066473
L2_total_cache_miss_rate = 0.4969
L2_total_cache_pending_hits = 59331
L2_total_cache_reservation_fails = 891660
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 380114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1727328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 645764
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5431
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 824
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 956
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8619
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1477226
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 44485
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 186202
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 167094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60616
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5477
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 327
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9567
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19465905
icnt_total_pkts_simt_to_mem=4640977
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0374
gpu_ipc_2 =     266.6305
gpu_tot_sim_cycle_stream_1 = 2379795
gpu_tot_sim_cycle_stream_2 = 2376411
gpu_sim_insn_1 = 11987918
gpu_sim_insn_2 = 633623632
gpu_sim_cycle = 2379802
gpu_sim_insn = 645611550
gpu_ipc =     271.2879
gpu_tot_sim_cycle = 2379802
gpu_tot_sim_insn = 645611550
gpu_tot_ipc =     271.2879
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13035900
gpu_stall_icnt2sh    = 21086877
gpu_total_sim_rate=201942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11119908
	L1I_total_cache_misses = 42312
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 126349, Miss = 102197, Miss_rate = 0.809, Pending_hits = 7578, Reservation_fails = 2134583
	L1D_cache_core[1]: Access = 115064, Miss = 92480, Miss_rate = 0.804, Pending_hits = 6974, Reservation_fails = 1979373
	L1D_cache_core[2]: Access = 112838, Miss = 91121, Miss_rate = 0.808, Pending_hits = 6758, Reservation_fails = 1967466
	L1D_cache_core[3]: Access = 112894, Miss = 91411, Miss_rate = 0.810, Pending_hits = 6794, Reservation_fails = 1984445
	L1D_cache_core[4]: Access = 116138, Miss = 92996, Miss_rate = 0.801, Pending_hits = 7032, Reservation_fails = 1999877
	L1D_cache_core[5]: Access = 110056, Miss = 88835, Miss_rate = 0.807, Pending_hits = 6768, Reservation_fails = 1956225
	L1D_cache_core[6]: Access = 126567, Miss = 102375, Miss_rate = 0.809, Pending_hits = 7613, Reservation_fails = 2155398
	L1D_cache_core[7]: Access = 115167, Miss = 92635, Miss_rate = 0.804, Pending_hits = 6970, Reservation_fails = 1989504
	L1D_cache_core[8]: Access = 115808, Miss = 93601, Miss_rate = 0.808, Pending_hits = 7160, Reservation_fails = 2016201
	L1D_cache_core[9]: Access = 110474, Miss = 89242, Miss_rate = 0.808, Pending_hits = 6519, Reservation_fails = 1952759
	L1D_cache_core[10]: Access = 31111, Miss = 30242, Miss_rate = 0.972, Pending_hits = 174, Reservation_fails = 40505
	L1D_cache_core[11]: Access = 32003, Miss = 31341, Miss_rate = 0.979, Pending_hits = 113, Reservation_fails = 35172
	L1D_cache_core[12]: Access = 32904, Miss = 31327, Miss_rate = 0.952, Pending_hits = 220, Reservation_fails = 47897
	L1D_cache_core[13]: Access = 31526, Miss = 30487, Miss_rate = 0.967, Pending_hits = 143, Reservation_fails = 48216
	L1D_cache_core[14]: Access = 31267, Miss = 30391, Miss_rate = 0.972, Pending_hits = 182, Reservation_fails = 43026
	L1D_cache_core[15]: Access = 31901, Miss = 30928, Miss_rate = 0.969, Pending_hits = 101, Reservation_fails = 38129
	L1D_cache_core[16]: Access = 31264, Miss = 30130, Miss_rate = 0.964, Pending_hits = 200, Reservation_fails = 47228
	L1D_cache_core[17]: Access = 31798, Miss = 30935, Miss_rate = 0.973, Pending_hits = 128, Reservation_fails = 35670
	L1D_cache_core[18]: Access = 30185, Miss = 29530, Miss_rate = 0.978, Pending_hits = 168, Reservation_fails = 38452
	L1D_cache_core[19]: Access = 31774, Miss = 30927, Miss_rate = 0.973, Pending_hits = 133, Reservation_fails = 37836
	L1D_cache_core[20]: Access = 29955, Miss = 29716, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33439
	L1D_cache_core[21]: Access = 30470, Miss = 30388, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 25227
	L1D_cache_core[22]: Access = 29768, Miss = 29472, Miss_rate = 0.990, Pending_hits = 120, Reservation_fails = 35633
	L1D_cache_core[23]: Access = 31033, Miss = 30974, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 19621
	L1D_cache_core[24]: Access = 30360, Miss = 30194, Miss_rate = 0.995, Pending_hits = 114, Reservation_fails = 30965
	L1D_cache_core[25]: Access = 30401, Miss = 30359, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 26338
	L1D_cache_core[26]: Access = 30490, Miss = 30328, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 28520
	L1D_cache_core[27]: Access = 31272, Miss = 31194, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 23625
	L1D_cache_core[28]: Access = 30246, Miss = 30118, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 29038
	L1D_cache_core[29]: Access = 30873, Miss = 30798, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 27153
	L1D_cache_core[30]: Access = 29080, Miss = 29080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27078
	L1D_cache_core[31]: Access = 29830, Miss = 29830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27396
	L1D_cache_core[32]: Access = 30040, Miss = 30040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31483
	L1D_cache_core[33]: Access = 28946, Miss = 28946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33018
	L1D_cache_core[34]: Access = 28798, Miss = 28798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31940
	L1D_cache_core[35]: Access = 29241, Miss = 29241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32914
	L1D_cache_core[36]: Access = 29678, Miss = 29678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23214
	L1D_cache_core[37]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28644
	L1D_cache_core[38]: Access = 30591, Miss = 30591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25472
	L1D_cache_core[39]: Access = 28729, Miss = 28729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32474
	L1D_cache_core[40]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30329
	L1D_cache_core[41]: Access = 29034, Miss = 29034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33088
	L1D_cache_core[42]: Access = 30262, Miss = 30262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21835
	L1D_cache_core[43]: Access = 29682, Miss = 29682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29360
	L1D_cache_core[44]: Access = 29475, Miss = 29475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27045
	L1D_cache_core[45]: Access = 28770, Miss = 28770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31154
	L1D_cache_core[46]: Access = 30870, Miss = 30870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16660
	L1D_cache_core[47]: Access = 30510, Miss = 30510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21862
	L1D_cache_core[48]: Access = 29498, Miss = 29498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27884
	L1D_cache_core[49]: Access = 29663, Miss = 29663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27342
	L1D_cache_core[50]: Access = 30006, Miss = 30006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28031
	L1D_cache_core[51]: Access = 29607, Miss = 29607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25679
	L1D_cache_core[52]: Access = 30372, Miss = 30372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23748
	L1D_cache_core[53]: Access = 29029, Miss = 29029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28591
	L1D_cache_core[54]: Access = 30149, Miss = 30149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21305
	L1D_cache_core[55]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31531
	L1D_cache_core[56]: Access = 30041, Miss = 30041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22155
	L1D_cache_core[57]: Access = 28357, Miss = 28357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29607
	L1D_cache_core[58]: Access = 29533, Miss = 29533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26648
	L1D_cache_core[59]: Access = 29046, Miss = 29046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30236
	L1D_total_cache_accesses = 2669617
	L1D_total_cache_misses = 2434333
	L1D_total_cache_miss_rate = 0.9119
	L1D_total_cache_pending_hits = 72466
	L1D_total_cache_reservation_fails = 21655244
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1042881
	L1C_total_cache_misses = 11371
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1707913
	L1T_total_cache_miss_rate = 0.3767
	L1T_total_cache_pending_hits = 2826197
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2109592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18401022
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1031510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11371
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2826197
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1707913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3254222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11077596
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3599, 2744, 2744, 2800, 2781, 3178, 2796, 3108, 3241, 2671, 2729, 3629, 2781, 2204, 2785, 3094, 2280, 2155, 2232, 2595, 2323, 2588, 2241, 2542, 2297, 2138, 2325, 2095, 2295, 2102, 2310, 2119, 2338, 1981, 2295, 2116, 2724, 2119, 1771, 2098, 2639, 2105, 2294, 2525, 2034, 2092, 2133, 2499, 
gpgpu_n_tot_thrd_icount = 680002912
gpgpu_n_tot_w_icount = 21250091
gpgpu_n_stall_shd_mem = 41270272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2109592
gpgpu_n_mem_write_global = 328067
gpgpu_n_mem_texture = 1707913
gpgpu_n_mem_const = 7211
gpgpu_n_load_insn  = 46291922
gpgpu_n_store_insn = 1743200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 7907266
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22592605
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48185885	W0_Idle:17103480	W0_Scoreboard:197906338	W1:189138	W2:165766	W3:170627	W4:140956	W5:102405	W6:55096	W7:29207	W8:12146	W9:5644	W10:2371	W11:1375	W12:1352	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:20170474
Warp Occupancy Distribution:
Stall:40373171	W0_Idle:10883254	W0_Scoreboard:81601167	W1:189138	W2:165766	W3:170627	W4:140956	W5:102405	W6:55096	W7:29207	W8:12146	W9:5644	W10:2371	W11:1375	W12:1352	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:8241529
Warp Occupancy Distribution:
Stall:7812714	W0_Idle:6220226	W0_Scoreboard:116305171	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11928945
warp_utilization0: 0.074708
warp_utilization1: 0.065560
warp_utilization2: 0.083849
traffic_breakdown_coretomem[CONST_ACC_R] = 57688 {8:7211,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16876736 {8:2109592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18053464 {40:267666,72:13558,136:46843,}
traffic_breakdown_coretomem[INST_ACC_R] = 48320 {8:6040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13663304 {8:1707913,}
traffic_breakdown_memtocore[CONST_ACC_R] = 519192 {72:7211,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 286863168 {136:2109288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2624536 {8:328067,}
traffic_breakdown_memtocore[INST_ACC_R] = 821440 {136:6040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 232276168 {136:1707913,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 623 
averagemflatency_1 = 663 
averagemflatency_2= 578 
averagemrqlatency_1 = 46 
averagemrqlatency_2 = 33 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2379801 
mrq_lat_table:1012731 	45571 	54391 	112170 	313172 	325772 	269691 	137674 	30669 	2465 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	11834 	42952 	105022 	301324 	1283618 	1911562 	488036 	8056 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	547617 	157630 	222276 	421610 	735871 	1032842 	900460 	137618 	2829 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	131154 	3321132 	366208 	5879 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	23427 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	693 	4048 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        21        23        27        30        32        22        28        26 
dram[4]:        30        32        28        33        27        20        27        21        22        28        20        21        20        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7703      9720      7133      7047      4771      8597      9350      9848      7938      6701      5378      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      6129      6975      5300      6747      5246     10778      6601      7921      3707      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4156      6159     10535      8406      5373      8216      5088      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      5276      5906      4485      7869      9532      7675      7182     13630      4675      5304      4556      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      6631      4868      5151      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3600      5513      9038      7348      7853      7518      4938      5604      7251      5726     10684      7510 
average row accesses per activate:
dram[0]:  1.547881  1.533879  1.549600  1.538896  1.665029  1.664614  1.536472  1.522719  1.584565  1.572822  1.565954  1.564805  1.479064  1.495432  1.518008  1.509515 
dram[1]:  1.532274  1.540052  1.555972  1.538506  1.643677  1.624971  1.535873  1.527914  1.577376  1.560915  1.558946  1.567211  1.483720  1.474259  1.526515  1.507352 
dram[2]:  1.522556  1.539751  1.551147  1.536152  1.663328  1.642691  1.536584  1.524649  1.564600  1.588908  1.562771  1.567194  1.499895  1.483123  1.505942  1.512141 
dram[3]:  1.527387  1.531190  1.531831  1.553839  1.650362  1.649139  1.516536  1.538774  1.576497  1.578543  1.559509  1.563947  1.492684  1.476623  1.499782  1.520849 
dram[4]:  1.521685  1.537128  1.533003  1.551598  1.685716  1.657106  1.537608  1.544093  1.578100  1.564572  1.559802  1.574146  1.490196  1.486594  1.507843  1.524314 
dram[5]:  1.532188  1.523900  1.547321  1.537688  1.673108  1.646865  1.529752  1.520783  1.585087  1.581147  1.569817  1.577099  1.482884  1.488593  1.521471  1.511621 
average row locality = 2304317/1482979 = 1.553843
average row locality_1 = 1314894/800154 = 1.643301
average row locality_2 = 989423/682825 = 1.449014
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19519     19479     19659     19597     22802     22866     23535     23268     23542     23378     23036     23173     20605     20539     19676     19529 
dram[1]:     19505     19449     19535     19672     22734     22769     23388     23409     23444     23291     23358     23355     20595     20601     19614     19556 
dram[2]:     19450     19340     19565     19645     22757     22791     23365     23399     23628     23502     23076     23035     20484     20406     19589     19552 
dram[3]:     19394     19429     19610     19452     22960     22981     23411     23407     23588     23682     23419     23197     20720     20578     19717     19474 
dram[4]:     19487     19417     19675     19582     22894     22992     23395     23398     23421     23491     23158     22925     20575     20246     19627     19613 
dram[5]:     19447     19573     19581     19564     22858     23062     23461     23415     23538     23682     23513     23425     20686     20560     19533     19592 
total reads: 2066467
bank skew: 23682/19340 = 1.22
chip skew: 345490/343584 = 1.01
number of total write accesses:
dram[0]:      1300      1325      1648      1669      5670      5792      2542      2536      3581      3393      3200      3388       942       904       934       937 
dram[1]:      1314      1334      1662      1684      5603      5356      2579      2509      3496      3179      3261      3134       913       876       939       947 
dram[2]:      1307      1325      1664      1643      5809      5483      2634      2456      3704      3573      3227      3192       882       773       940       936 
dram[3]:      1325      1337      1661      1674      5786      5559      2452      2706      3605      3641      3364      3290       906       740       947       951 
dram[4]:      1319      1325      1669      1678      5866      5608      2649      2586      3544      3404      3290      3146       933       712       943       950 
dram[5]:      1331      1341      1673      1693      5973      5465      2710      2525      3502      3558      3480      3433       887       712       946       960 
total reads: 237850
bank skew: 5973/712 = 8.39
chip skew: 40189/38786 = 1.04
average mf latency per bank:
dram[0]:        822       827       956       973      1301      1315      1781      1814      1208      1232      1098      1098       966       957       800       792
dram[1]:        772       778       897       934      1220      1325      1685      1736      1145      1176      1011      1026       875       884       715       735
dram[2]:        803       834       930       994      1295      1401      1766      1839      1200      1235      1103      1130       959      1208       785       813
dram[3]:        769       788       891       932      1222      1315      1687      1724      1126      1162      1006      1019       860       887       721       738
dram[4]:        817       837       953       995      1302      1402      1780      1841      1223      1242      1113      1118       980       979       799       819
dram[5]:        751       808       883       963      1220      1355      1664      1778      1140      1173      1002      1029       855       895       705       751
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4179      4095      4474      4836      4149      4998      3528      4224      3725      4629
dram[1]:       4545      4240      4179      4585      3954      4210      4114      3721      4876      4043      4353      4517      3926      4187      4006      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4100      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      3865      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      3879      4085      4068      4128
dram[5]:       4535      4000      4199      4283      3523      3946      4064      3840      3703      4184      3895      4367      4015      3739      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1902068 n_act=246725 n_pre=246709 n_req=371623 n_req_1=89044 n_req_2=282579 n_req_3=0 n_rd=688406 n_write=57430 bw_util=0.4591 bw_util_1=0.1024 bw_util_2=0.3567 bw_util_3=0 blp=5.262174 blp_1= 2.027147 blp_2= 3.839706 blp_3= -nan
 n_activity=2909368 dram_eff=0.4957 dram_eff_1=0.1106 dram_eff_2=0.3852 dram_eff_3=0
bk0: 39038a 2422933i bk1: 38958a 2411324i bk2: 39318a 2376137i bk3: 39194a 2365537i bk4: 45604a 1968375i bk5: 45732a 1936098i bk6: 47070a 2134526i bk7: 46536a 2118072i bk8: 47084a 2135772i bk9: 46756a 2143086i bk10: 46072a 2142623i bk11: 46346a 2110933i bk12: 41210a 2350377i bk13: 41078a 2357428i bk14: 39352a 2366606i bk15: 39058a 2355300i 
bw_dist = 0.102	0.357	0.000	0.467	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.9578
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1902233 n_act=247149 n_pre=247133 n_req=370935 n_req_1=87611 n_req_2=283324 n_req_3=0 n_rd=688550 n_write=56273 bw_util=0.4588 bw_util_1=0.1012 bw_util_2=0.3576 bw_util_3=0 blp=5.190698 blp_1= 1.982158 blp_2= 3.814655 blp_3= -nan
 n_activity=2912592 dram_eff=0.4948 dram_eff_1=0.1091 dram_eff_2=0.3857 dram_eff_3=0
bk0: 39010a 2423036i bk1: 38898a 2412048i bk2: 39070a 2395575i bk3: 39344a 2365468i bk4: 45468a 1986774i bk5: 45538a 1968870i bk6: 46776a 2143773i bk7: 46818a 2128048i bk8: 46888a 2148485i bk9: 46582a 2156064i bk10: 46716a 2140625i bk11: 46710a 2128798i bk12: 41190a 2367522i bk13: 41202a 2354003i bk14: 39228a 2379362i bk15: 39112a 2356856i 
bw_dist = 0.101	0.358	0.000	0.468	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.53934
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1903685 n_act=246644 n_pre=246628 n_req=370714 n_req_1=88066 n_req_2=282648 n_req_3=0 n_rd=687168 n_write=57213 bw_util=0.4581 bw_util_1=0.1013 bw_util_2=0.3568 bw_util_3=0 blp=5.267031 blp_1= 2.003840 blp_2= 3.850423 blp_3= -nan
 n_activity=2907510 dram_eff=0.495 dram_eff_1=0.1095 dram_eff_2=0.3855 dram_eff_3=0
bk0: 38900a 2414957i bk1: 38680a 2411857i bk2: 39130a 2376797i bk3: 39290a 2367063i bk4: 45514a 1955453i bk5: 45582a 1954331i bk6: 46730a 2135366i bk7: 46798a 2117850i bk8: 47256a 2120857i bk9: 47004a 2116339i bk10: 46152a 2134786i bk11: 46070a 2123935i bk12: 40968a 2365847i bk13: 40812a 2365241i bk14: 39178a 2362654i bk15: 39104a 2358891i 
bw_dist = 0.101	0.357	0.000	0.467	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.95276
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1897260 n_act=248159 n_pre=248143 n_req=372508 n_req_1=89080 n_req_2=283428 n_req_3=0 n_rd=690038 n_write=57738 bw_util=0.4602 bw_util_1=0.1025 bw_util_2=0.3577 bw_util_3=0 blp=5.185711 blp_1= 1.991227 blp_2= 3.793381 blp_3= -nan
 n_activity=2924246 dram_eff=0.4944 dram_eff_1=0.1101 dram_eff_2=0.3843 dram_eff_3=0
bk0: 38788a 2422899i bk1: 38858a 2413312i bk2: 39220a 2386856i bk3: 38904a 2384984i bk4: 45920a 1965544i bk5: 45962a 1961869i bk6: 46822a 2152316i bk7: 46814a 2120035i bk8: 47176a 2141842i bk9: 47364a 2124709i bk10: 46838a 2128125i bk11: 46394a 2124782i bk12: 41440a 2368067i bk13: 41156a 2373975i bk14: 39434a 2369909i bk15: 38948a 2367995i 
bw_dist = 0.103	0.358	0.000	0.471	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.64044
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1903511 n_act=246336 n_pre=246320 n_req=371052 n_req_1=88613 n_req_2=282439 n_req_3=0 n_rd=687792 n_write=57379 bw_util=0.4586 bw_util_1=0.102 bw_util_2=0.3565 bw_util_3=0 blp=5.261917 blp_1= 2.012697 blp_2= 3.837856 blp_3= -nan
 n_activity=2902248 dram_eff=0.4963 dram_eff_1=0.1104 dram_eff_2=0.3859 dram_eff_3=0
bk0: 38974a 2413741i bk1: 38834a 2409513i bk2: 39350a 2372018i bk3: 39164a 2370114i bk4: 45788a 1959643i bk5: 45984a 1946558i bk6: 46790a 2136299i bk7: 46796a 2105704i bk8: 46842a 2132511i bk9: 46982a 2128981i bk10: 46316a 2139006i bk11: 45850a 2134310i bk12: 41150a 2357419i bk13: 40492a 2382152i bk14: 39254a 2370959i bk15: 39226a 2360442i 
bw_dist = 0.102	0.357	0.000	0.465	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97923
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3141338 n_nop=1896394 n_act=247970 n_pre=247954 n_req=373140 n_req_1=89748 n_req_2=283392 n_req_3=0 n_rd=690980 n_write=58040 bw_util=0.4609 bw_util_1=0.1032 bw_util_2=0.3577 bw_util_3=0 blp=5.228186 blp_1= 2.016694 blp_2= 3.811841 blp_3= -nan
 n_activity=2916700 dram_eff=0.4964 dram_eff_1=0.1112 dram_eff_2=0.3852 dram_eff_3=0
bk0: 38894a 2425804i bk1: 39146a 2407341i bk2: 39162a 2385322i bk3: 39128a 2371769i bk4: 45716a 1956182i bk5: 46124a 1957782i bk6: 46922a 2132447i bk7: 46830a 2120166i bk8: 47076a 2149994i bk9: 47364a 2121952i bk10: 47026a 2118267i bk11: 46850a 2107197i bk12: 41372a 2360711i bk13: 41120a 2367018i bk14: 39066a 2378622i bk15: 39184a 2356665i 
bw_dist = 0.103	0.358	0.000	0.468	0.072
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.68553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 348197, Miss = 172375, Miss_rate = 0.495, Pending_hits = 4976, Reservation_fails = 83411
L2_cache_bank[1]: Access = 347417, Miss = 171830, Miss_rate = 0.495, Pending_hits = 4912, Reservation_fails = 85386
L2_cache_bank[2]: Access = 343623, Miss = 172173, Miss_rate = 0.501, Pending_hits = 4904, Reservation_fails = 57337
L2_cache_bank[3]: Access = 344569, Miss = 172103, Miss_rate = 0.499, Pending_hits = 4887, Reservation_fails = 62907
L2_cache_bank[4]: Access = 348264, Miss = 171914, Miss_rate = 0.494, Pending_hits = 4929, Reservation_fails = 74564
L2_cache_bank[5]: Access = 351330, Miss = 171670, Miss_rate = 0.489, Pending_hits = 4869, Reservation_fails = 92452
L2_cache_bank[6]: Access = 343083, Miss = 172819, Miss_rate = 0.504, Pending_hits = 5043, Reservation_fails = 58172
L2_cache_bank[7]: Access = 345290, Miss = 172201, Miss_rate = 0.499, Pending_hits = 4815, Reservation_fails = 69834
L2_cache_bank[8]: Access = 347206, Miss = 172233, Miss_rate = 0.496, Pending_hits = 4869, Reservation_fails = 82769
L2_cache_bank[9]: Access = 349616, Miss = 171664, Miss_rate = 0.491, Pending_hits = 5066, Reservation_fails = 93161
L2_cache_bank[10]: Access = 343056, Miss = 172617, Miss_rate = 0.503, Pending_hits = 4864, Reservation_fails = 57844
L2_cache_bank[11]: Access = 346963, Miss = 172874, Miss_rate = 0.498, Pending_hits = 5197, Reservation_fails = 73823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348197, Miss = 172375 (0.495), PendingHit = 4976 (0.0143)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347417, Miss = 171830 (0.495), PendingHit = 4912 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343623, Miss = 172173 (0.501), PendingHit = 4904 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 344569, Miss = 172103 (0.499), PendingHit = 4887 (0.0142)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348264, Miss = 171914 (0.494), PendingHit = 4929 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351330, Miss = 171670 (0.489), PendingHit = 4869 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343083, Miss = 172819 (0.504), PendingHit = 5043 (0.0147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 345290, Miss = 172201 (0.499), PendingHit = 4815 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347206, Miss = 172233 (0.496), PendingHit = 4869 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349616, Miss = 171664 (0.491), PendingHit = 5066 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343056, Miss = 172617 (0.503), PendingHit = 4864 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346963, Miss = 172874 (0.498), PendingHit = 5197 (0.015)
L2 Cache Total Miss Rate = 0.497
Stream 1: L2 Cache Miss Rate = 0.495
Stream 2: L2 Cache Miss Rate = 0.499
Stream 1: Accesses  = 2217451
Stream 1: Misses  = 1098004
Stream 2: Accesses  = 1941163
Stream 2: Misses  = 968469
Stream 1+2: Accesses  = 4158614
Stream 1+2: Misses  = 2066473
Total Accesses  = 4158614
MPKI-CORES
CORE_L2MPKI_0	41.480
CORE_L2MPKI_1	43.067
CORE_L2MPKI_2	40.012
CORE_L2MPKI_3	42.650
CORE_L2MPKI_4	40.217
CORE_L2MPKI_5	40.441
CORE_L2MPKI_6	42.500
CORE_L2MPKI_7	41.774
CORE_L2MPKI_8	40.593
CORE_L2MPKI_9	42.974
CORE_L2MPKI_10	2.643
CORE_L2MPKI_11	2.611
CORE_L2MPKI_12	2.645
CORE_L2MPKI_13	2.576
CORE_L2MPKI_14	2.593
CORE_L2MPKI_15	2.620
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.624
CORE_L2MPKI_18	2.554
CORE_L2MPKI_19	2.566
CORE_L2MPKI_20	2.543
CORE_L2MPKI_21	2.584
CORE_L2MPKI_22	2.571
CORE_L2MPKI_23	2.611
CORE_L2MPKI_24	2.591
CORE_L2MPKI_25	2.617
CORE_L2MPKI_26	2.602
CORE_L2MPKI_27	2.633
CORE_L2MPKI_28	2.623
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.569
CORE_L2MPKI_31	2.581
CORE_L2MPKI_32	2.547
CORE_L2MPKI_33	2.544
CORE_L2MPKI_34	2.574
CORE_L2MPKI_35	2.634
CORE_L2MPKI_36	2.577
CORE_L2MPKI_37	2.574
CORE_L2MPKI_38	2.535
CORE_L2MPKI_39	2.613
CORE_L2MPKI_40	2.562
CORE_L2MPKI_41	2.567
CORE_L2MPKI_42	2.558
CORE_L2MPKI_43	2.571
CORE_L2MPKI_44	2.608
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.520
CORE_L2MPKI_47	2.588
CORE_L2MPKI_48	2.596
CORE_L2MPKI_49	2.581
CORE_L2MPKI_50	2.538
CORE_L2MPKI_51	2.556
CORE_L2MPKI_52	2.499
CORE_L2MPKI_53	2.585
CORE_L2MPKI_54	2.517
CORE_L2MPKI_55	2.586
CORE_L2MPKI_56	2.546
CORE_L2MPKI_57	2.560
CORE_L2MPKI_58	2.529
CORE_L2MPKI_59	2.547
Avg_MPKI_Stream1= 15.590
Avg_MPKI_Stream2= 2.565
MISSES-CORES
CORE_MISSES_0	46689
CORE_MISSES_1	42203
CORE_MISSES_2	41241
CORE_MISSES_3	42174
CORE_MISSES_4	42484
CORE_MISSES_5	39960
CORE_MISSES_6	47488
CORE_MISSES_7	41692
CORE_MISSES_8	42971
CORE_MISSES_9	41156
CORE_MISSES_10	33581
CORE_MISSES_11	34453
CORE_MISSES_12	34139
CORE_MISSES_13	32743
CORE_MISSES_14	33045
CORE_MISSES_15	33738
CORE_MISSES_16	32178
CORE_MISSES_17	34041
CORE_MISSES_18	31843
CORE_MISSES_19	33289
CORE_MISSES_20	32289
CORE_MISSES_21	33532
CORE_MISSES_22	32307
CORE_MISSES_23	34558
CORE_MISSES_24	33516
CORE_MISSES_25	33893
CORE_MISSES_26	33684
CORE_MISSES_27	34958
CORE_MISSES_28	33702
CORE_MISSES_29	34457
CORE_MISSES_30	31845
CORE_MISSES_31	32768
CORE_MISSES_32	32605
CORE_MISSES_33	31354
CORE_MISSES_34	31629
CORE_MISSES_35	32649
CORE_MISSES_36	32577
CORE_MISSES_37	32752
CORE_MISSES_38	33045
CORE_MISSES_39	31956
CORE_MISSES_40	32015
CORE_MISSES_41	31653
CORE_MISSES_42	32911
CORE_MISSES_43	32405
CORE_MISSES_44	32712
CORE_MISSES_45	31514
CORE_MISSES_46	33147
CORE_MISSES_47	33656
CORE_MISSES_48	32501
CORE_MISSES_49	32632
CORE_MISSES_50	32406
CORE_MISSES_51	32251
CORE_MISSES_52	32333
CORE_MISSES_53	31885
CORE_MISSES_54	32341
CORE_MISSES_55	32297
CORE_MISSES_56	32516
CORE_MISSES_57	30899
CORE_MISSES_58	31769
CORE_MISSES_59	31446
L2_MISSES = 2066473
L2_total_cache_accesses = 4158614
L2_total_cache_misses = 2066473
L2_total_cache_miss_rate = 0.4969
L2_total_cache_pending_hits = 59331
L2_total_cache_reservation_fails = 891660
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 380114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1727328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 645764
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5431
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 824
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 956
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8619
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1477226
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 44485
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 186202
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 167094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60616
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5477
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 327
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9567
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19465905
icnt_total_pkts_simt_to_mem=4640977
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0359
gpu_ipc_2 =     266.1391
gpu_tot_sim_cycle_stream_1 = 2497549
gpu_tot_sim_cycle_stream_2 = 2494163
gpu_sim_insn_1 = 12577323
gpu_sim_insn_2 = 663794224
gpu_sim_cycle = 2497556
gpu_sim_insn = 676371547
gpu_ipc =     270.8134
gpu_tot_sim_cycle = 2497556
gpu_tot_sim_insn = 676371547
gpu_tot_ipc =     270.8134
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13786537
gpu_stall_icnt2sh    = 22209724
gpu_total_sim_rate=201480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11675442
	L1I_total_cache_misses = 44040
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 133484, Miss = 107389, Miss_rate = 0.805, Pending_hits = 7811, Reservation_fails = 2244923
	L1D_cache_core[1]: Access = 122087, Miss = 97637, Miss_rate = 0.800, Pending_hits = 7218, Reservation_fails = 2089842
	L1D_cache_core[2]: Access = 119337, Miss = 95900, Miss_rate = 0.804, Pending_hits = 6969, Reservation_fails = 2078493
	L1D_cache_core[3]: Access = 119965, Miss = 96576, Miss_rate = 0.805, Pending_hits = 7031, Reservation_fails = 2094860
	L1D_cache_core[4]: Access = 122992, Miss = 98110, Miss_rate = 0.798, Pending_hits = 7256, Reservation_fails = 2110517
	L1D_cache_core[5]: Access = 116948, Miss = 93864, Miss_rate = 0.803, Pending_hits = 7000, Reservation_fails = 2066734
	L1D_cache_core[6]: Access = 133352, Miss = 107281, Miss_rate = 0.804, Pending_hits = 7854, Reservation_fails = 2266162
	L1D_cache_core[7]: Access = 121649, Miss = 97386, Miss_rate = 0.801, Pending_hits = 7191, Reservation_fails = 2100519
	L1D_cache_core[8]: Access = 122676, Miss = 98660, Miss_rate = 0.804, Pending_hits = 7400, Reservation_fails = 2126889
	L1D_cache_core[9]: Access = 117197, Miss = 94162, Miss_rate = 0.803, Pending_hits = 6713, Reservation_fails = 2063568
	L1D_cache_core[10]: Access = 32460, Miss = 31591, Miss_rate = 0.973, Pending_hits = 174, Reservation_fails = 43952
	L1D_cache_core[11]: Access = 33513, Miss = 32851, Miss_rate = 0.980, Pending_hits = 113, Reservation_fails = 35548
	L1D_cache_core[12]: Access = 34085, Miss = 32508, Miss_rate = 0.954, Pending_hits = 220, Reservation_fails = 50908
	L1D_cache_core[13]: Access = 33239, Miss = 32200, Miss_rate = 0.969, Pending_hits = 143, Reservation_fails = 48216
	L1D_cache_core[14]: Access = 32602, Miss = 31726, Miss_rate = 0.973, Pending_hits = 182, Reservation_fails = 46483
	L1D_cache_core[15]: Access = 33540, Miss = 32567, Miss_rate = 0.971, Pending_hits = 101, Reservation_fails = 38433
	L1D_cache_core[16]: Access = 32646, Miss = 31512, Miss_rate = 0.965, Pending_hits = 200, Reservation_fails = 48543
	L1D_cache_core[17]: Access = 33135, Miss = 32272, Miss_rate = 0.974, Pending_hits = 128, Reservation_fails = 36867
	L1D_cache_core[18]: Access = 31566, Miss = 30911, Miss_rate = 0.979, Pending_hits = 168, Reservation_fails = 41344
	L1D_cache_core[19]: Access = 33462, Miss = 32615, Miss_rate = 0.975, Pending_hits = 133, Reservation_fails = 38253
	L1D_cache_core[20]: Access = 31490, Miss = 31251, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33632
	L1D_cache_core[21]: Access = 32279, Miss = 32197, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 25227
	L1D_cache_core[22]: Access = 31173, Miss = 30877, Miss_rate = 0.991, Pending_hits = 120, Reservation_fails = 36923
	L1D_cache_core[23]: Access = 32686, Miss = 32627, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 19678
	L1D_cache_core[24]: Access = 31830, Miss = 31664, Miss_rate = 0.995, Pending_hits = 114, Reservation_fails = 32374
	L1D_cache_core[25]: Access = 32153, Miss = 32111, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 26872
	L1D_cache_core[26]: Access = 31854, Miss = 31692, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 29360
	L1D_cache_core[27]: Access = 32979, Miss = 32901, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 23786
	L1D_cache_core[28]: Access = 31628, Miss = 31500, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 30474
	L1D_cache_core[29]: Access = 32599, Miss = 32524, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 27767
	L1D_cache_core[30]: Access = 30462, Miss = 30462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28453
	L1D_cache_core[31]: Access = 31359, Miss = 31359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27457
	L1D_cache_core[32]: Access = 31422, Miss = 31422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32694
	L1D_cache_core[33]: Access = 30649, Miss = 30649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33692
	L1D_cache_core[34]: Access = 30445, Miss = 30445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[35]: Access = 30931, Miss = 30931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32974
	L1D_cache_core[36]: Access = 31123, Miss = 31123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23745
	L1D_cache_core[37]: Access = 31535, Miss = 31535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29115
	L1D_cache_core[38]: Access = 31708, Miss = 31708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29102
	L1D_cache_core[39]: Access = 30279, Miss = 30279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32675
	L1D_cache_core[40]: Access = 30791, Miss = 30791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32178
	L1D_cache_core[41]: Access = 30591, Miss = 30591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33154
	L1D_cache_core[42]: Access = 31542, Miss = 31542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24900
	L1D_cache_core[43]: Access = 30842, Miss = 30842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31585
	L1D_cache_core[44]: Access = 30538, Miss = 30538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31651
	L1D_cache_core[45]: Access = 29900, Miss = 29900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32795
	L1D_cache_core[46]: Access = 32094, Miss = 32094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19231
	L1D_cache_core[47]: Access = 31944, Miss = 31944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22442
	L1D_cache_core[48]: Access = 30717, Miss = 30717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30291
	L1D_cache_core[49]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27930
	L1D_cache_core[50]: Access = 31248, Miss = 31248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29890
	L1D_cache_core[51]: Access = 30817, Miss = 30817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28125
	L1D_cache_core[52]: Access = 31488, Miss = 31488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27558
	L1D_cache_core[53]: Access = 30582, Miss = 30582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28937
	L1D_cache_core[54]: Access = 31266, Miss = 31266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23892
	L1D_cache_core[55]: Access = 30653, Miss = 30653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32734
	L1D_cache_core[56]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25201
	L1D_cache_core[57]: Access = 29824, Miss = 29824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30793
	L1D_cache_core[58]: Access = 30881, Miss = 30881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27698
	L1D_cache_core[59]: Access = 30199, Miss = 30199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31823
	L1D_total_cache_accesses = 2808838
	L1D_total_cache_misses = 2555294
	L1D_total_cache_miss_rate = 0.9097
	L1D_total_cache_pending_hits = 74743
	L1D_total_cache_reservation_fails = 22832518
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1089417
	L1C_total_cache_misses = 11463
	L1C_total_cache_miss_rate = 0.0105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1790213
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 2959807
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2225847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19574728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077954
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11463
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2959807
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1790213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3257790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11631402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44040
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3806, 2951, 2951, 3018, 2999, 3396, 3014, 3403, 3459, 2977, 2947, 3882, 2977, 2470, 3003, 3395, 2498, 2386, 2450, 2828, 2541, 2817, 2448, 2794, 2504, 2379, 2532, 2327, 2513, 2324, 2528, 2326, 2503, 2184, 2457, 2318, 2894, 2307, 1852, 2303, 2868, 2316, 2494, 2731, 2201, 2299, 2373, 2698, 
gpgpu_n_tot_thrd_icount = 713521248
gpgpu_n_tot_w_icount = 22297539
gpgpu_n_stall_shd_mem = 43492177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2225847
gpgpu_n_mem_write_global = 332937
gpgpu_n_mem_texture = 1790213
gpgpu_n_mem_const = 7271
gpgpu_n_load_insn  = 48503269
gpgpu_n_store_insn = 1810317
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 8264474
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23824145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50637162	W0_Idle:17637162	W0_Scoreboard:208004410	W1:193285	W2:174454	W3:184592	W4:159900	W5:116711	W6:67225	W7:37680	W8:16664	W9:7140	W10:3411	W11:1556	W12:1673	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21129715
Warp Occupancy Distribution:
Stall:42292544	W0_Idle:11084983	W0_Scoreboard:86043546	W1:193285	W2:174454	W3:184592	W4:159900	W5:116711	W6:67225	W7:37680	W8:16664	W9:7140	W10:3411	W11:1556	W12:1673	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:8655080
Warp Occupancy Distribution:
Stall:8344618	W0_Idle:6552179	W0_Scoreboard:121960864	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12474635
warp_utilization0: 0.074680
warp_utilization1: 0.065819
warp_utilization2: 0.083536
traffic_breakdown_coretomem[CONST_ACC_R] = 58168 {8:7271,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17806776 {8:2225847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18482664 {40:269665,72:14202,136:49070,}
traffic_breakdown_coretomem[INST_ACC_R] = 50480 {8:6310,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14321704 {8:1790213,}
traffic_breakdown_memtocore[CONST_ACC_R] = 523512 {72:7271,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 302674528 {136:2225548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2663496 {8:332937,}
traffic_breakdown_memtocore[INST_ACC_R] = 858160 {136:6310,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 243468968 {136:1790213,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 624 
averagemflatency_1 = 662 
averagemflatency_2= 580 
averagemrqlatency_1 = 45 
averagemrqlatency_2 = 33 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2497555 
mrq_lat_table:1061818 	47655 	56779 	116964 	325513 	336586 	276349 	139664 	30830 	2470 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12152 	44134 	108572 	314550 	1343808 	2012518 	511763 	8386 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	568520 	164082 	231955 	441908 	773024 	1085726 	949665 	144658 	2979 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	134904 	3498231 	383780 	6078 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	28297 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	720 	4257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        21        23        27        30        32        22        28        26 
dram[4]:        30        32        28        33        27        20        27        21        22        28        20        21        24        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7703      9720      7133      7047      4771      8597      9350      9848      7938      6701      5378      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      6129      6975      5300      6747      5246     10778      6601      7921      3997      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4157      6159     10535      8406      7922      8216      5088      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      5276      5906      4637      7869      9532      7675      7182     13630      4675      5304      4683      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      6631      4868      5151      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3815      5513      9038      7348      7853      7518      4938      5604      7251      5726     10684      7510 
average row accesses per activate:
dram[0]:  1.543158  1.529639  1.543379  1.534969  1.655258  1.657068  1.529725  1.516737  1.576439  1.565480  1.563917  1.564040  1.479333  1.495089  1.516765  1.505983 
dram[1]:  1.527270  1.532873  1.556726  1.534003  1.637244  1.614560  1.528666  1.522343  1.568098  1.554149  1.557590  1.565007  1.483916  1.476190  1.522938  1.505620 
dram[2]:  1.519631  1.538560  1.546917  1.532975  1.653409  1.634648  1.531111  1.516465  1.558011  1.579550  1.561034  1.565350  1.500876  1.482851  1.503644  1.511357 
dram[3]:  1.524686  1.529399  1.527972  1.549282  1.643950  1.640780  1.510183  1.531873  1.569978  1.572009  1.557166  1.564268  1.494062  1.475786  1.498263  1.518711 
dram[4]:  1.521147  1.532891  1.532125  1.548248  1.675056  1.648927  1.530607  1.535390  1.571823  1.557977  1.557700  1.571778  1.491416  1.488668  1.505640  1.522540 
dram[5]:  1.527002  1.522359  1.540881  1.533232  1.663421  1.642212  1.522276  1.514289  1.575210  1.573606  1.566568  1.573159  1.484476  1.488759  1.516111  1.507651 
average row locality = 2394639/1545608 = 1.549318
average row locality_1 = 1360269/831839 = 1.635255
average row locality_2 = 1034370/713769 = 1.449166
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20442     20414     20570     20466     23707     23765     24450     24198     24465     24314     23921     24034     21430     21400     20526     20388 
dram[1]:     20432     20373     20410     20548     23617     23678     24324     24335     24411     24200     24237     24233     21434     21435     20463     20417 
dram[2]:     20377     20272     20462     20534     23677     23680     24286     24345     24561     24430     23932     23891     21323     21253     20447     20416 
dram[3]:     20312     20340     20490     20367     23840     23873     24389     24353     24538     24604     24289     24079     21543     21435     20555     20325 
dram[4]:     20404     20326     20559     20452     23797     23864     24329     24334     24357     24405     24007     23789     21410     21097     20478     20458 
dram[5]:     20366     20480     20493     20479     23733     23947     24419     24393     24467     24626     24397     24296     21512     21404     20394     20447 
total reads: 2152174
bank skew: 24626/20272 = 1.21
chip skew: 359853/357886 = 1.01
number of total write accesses:
dram[0]:      1369      1391      1738      1745      5697      5812      2542      2536      3583      3395      3263      3454      1010       977      1006      1006 
dram[1]:      1382      1403      1750      1761      5634      5376      2579      2510      3498      3181      3323      3200       985       947      1015      1017 
dram[2]:      1375      1394      1744      1734      5838      5505      2634      2457      3706      3577      3294      3260       950       840      1010      1009 
dram[3]:      1398      1405      1742      1749      5807      5579      2453      2706      3607      3645      3427      3352       977       811      1014      1022 
dram[4]:      1391      1392      1761      1770      5885      5632      2651      2586      3546      3408      3354      3211      1003       776      1012      1022 
dram[5]:      1406      1410      1745      1782      5994      5488      2711      2525      3504      3562      3549      3497       960       780      1015      1031 
total reads: 242465
bank skew: 5994/776 = 7.72
chip skew: 40959/39561 = 1.04
average mf latency per bank:
dram[0]:        840       847       992      1000      1322      1337      1809      1838      1204      1223      1087      1088       962       952       814       806
dram[1]:        790       798       932       968      1244      1356      1710      1766      1136      1169      1002      1018       873       882       727       751
dram[2]:        820       859       965      1038      1319      1440      1797      1880      1194      1238      1091      1121       955      1199       801       834
dram[3]:        787       804       926       968      1245      1339      1713      1751      1120      1153       996      1011       856       886       733       748
dram[4]:        839       850       987      1020      1330      1426      1816      1867      1221      1233      1104      1105       974       973       813       825
dram[5]:        767       838       921      1005      1246      1391      1693      1817      1130      1170       993      1024       855       896       717       780
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4270      4095      4474      4836      4149      4998      3528      4224      3725      4870
dram[1]:       4545      4240      4179      4585      3954      4210      4114      4126      4876      4043      4353      4517      3926      4187      4006      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4370      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      4073      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      4791      4085      4068      4128
dram[5]:       4535      4000      4199      4283      4172      3946      4064      3840      3703      4184      3895      4367      4015      3739      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2006719 n_act=257185 n_pre=257169 n_req=386397 n_req_1=90374 n_req_2=296023 n_req_3=0 n_rd=716980 n_write=58720 bw_util=0.4553 bw_util_1=0.09919 bw_util_2=0.3561 bw_util_3=0 blp=5.210479 blp_1= 2.013671 blp_2= 3.829436 blp_3= -nan
 n_activity=3045530 dram_eff=0.4928 dram_eff_1=0.1074 dram_eff_2=0.3855 dram_eff_3=0
bk0: 40884a 2545317i bk1: 40828a 2533814i bk2: 41140a 2496723i bk3: 40932a 2488768i bk4: 47414a 2093324i bk5: 47530a 2061897i bk6: 48900a 2258642i bk7: 48396a 2242010i bk8: 48930a 2261958i bk9: 48628a 2269031i bk10: 47842a 2266609i bk11: 48068a 2236042i bk12: 42860a 2473859i bk13: 42800a 2479935i bk14: 41052a 2488696i bk15: 40776a 2476461i 
bw_dist = 0.099	0.356	0.000	0.469	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79315
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2006906 n_act=257610 n_pre=257594 n_req=385698 n_req_1=88950 n_req_2=296748 n_req_3=0 n_rd=717094 n_write=57569 bw_util=0.4549 bw_util_1=0.09802 bw_util_2=0.3569 bw_util_3=0 blp=5.140028 blp_1= 1.969561 blp_2= 3.803302 blp_3= -nan
 n_activity=3049919 dram_eff=0.4917 dram_eff_1=0.1059 dram_eff_2=0.3858 dram_eff_3=0
bk0: 40864a 2545551i bk1: 40746a 2532615i bk2: 40820a 2519187i bk3: 41096a 2488580i bk4: 47234a 2112916i bk5: 47356a 2092830i bk6: 48648a 2268463i bk7: 48670a 2252056i bk8: 48822a 2273292i bk9: 48400a 2282175i bk10: 48474a 2265909i bk11: 48466a 2252485i bk12: 42868a 2491923i bk13: 42870a 2477480i bk14: 40926a 2501219i bk15: 40834a 2476540i 
bw_dist = 0.098	0.357	0.000	0.470	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39447
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2008317 n_act=257084 n_pre=257068 n_req=385521 n_req_1=89439 n_req_2=296082 n_req_3=0 n_rd=715772 n_write=58532 bw_util=0.4543 bw_util_1=0.09821 bw_util_2=0.3561 bw_util_3=0 blp=5.218844 blp_1= 1.990146 blp_2= 3.843501 blp_3= -nan
 n_activity=3043225 dram_eff=0.4922 dram_eff_1=0.1064 dram_eff_2=0.3858 dram_eff_3=0
bk0: 40754a 2537404i bk1: 40544a 2534608i bk2: 40924a 2499552i bk3: 41068a 2488829i bk4: 47354a 2079013i bk5: 47360a 2079163i bk6: 48572a 2259608i bk7: 48690a 2238494i bk8: 49122a 2246933i bk9: 48860a 2240437i bk10: 47864a 2260167i bk11: 47782a 2246955i bk12: 42646a 2489313i bk13: 42506a 2488063i bk14: 40894a 2484147i bk15: 40832a 2479064i 
bw_dist = 0.098	0.356	0.000	0.469	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.80772
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2002048 n_act=258536 n_pre=258520 n_req=387316 n_req_1=90421 n_req_2=296895 n_req_3=0 n_rd=718664 n_write=59005 bw_util=0.4564 bw_util_1=0.0993 bw_util_2=0.3571 bw_util_3=0 blp=5.132322 blp_1= 1.977880 blp_2= 3.781631 blp_3= -nan
 n_activity=3061281 dram_eff=0.4915 dram_eff_1=0.1069 dram_eff_2=0.3845 dram_eff_3=0
bk0: 40624a 2546952i bk1: 40680a 2535831i bk2: 40980a 2511261i bk3: 40734a 2507759i bk4: 47680a 2093095i bk5: 47746a 2087979i bk6: 48778a 2275122i bk7: 48706a 2244062i bk8: 49076a 2268031i bk9: 49208a 2251132i bk10: 48578a 2252870i bk11: 48158a 2250887i bk12: 43086a 2492963i bk13: 42870a 2497040i bk14: 41110a 2493233i bk15: 40650a 2489629i 
bw_dist = 0.099	0.357	0.000	0.472	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.4834
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2008704 n_act=256634 n_pre=256618 n_req=385715 n_req_1=89882 n_req_2=295833 n_req_3=0 n_rd=716132 n_write=58685 bw_util=0.4546 bw_util_1=0.09873 bw_util_2=0.3558 bw_util_3=0 blp=5.207013 blp_1= 1.998426 blp_2= 3.826124 blp_3= -nan
 n_activity=3037433 dram_eff=0.4934 dram_eff_1=0.1072 dram_eff_2=0.3862 dram_eff_3=0
bk0: 40808a 2537214i bk1: 40652a 2532534i bk2: 41118a 2494504i bk3: 40904a 2494197i bk4: 47594a 2084854i bk5: 47728a 2072532i bk6: 48658a 2259680i bk7: 48668a 2229677i bk8: 48714a 2258572i bk9: 48810a 2255881i bk10: 48014a 2263655i bk11: 47578a 2260382i bk12: 42820a 2481958i bk13: 42194a 2507688i bk14: 40956a 2491632i bk15: 40916a 2484087i 
bw_dist = 0.099	0.356	0.000	0.467	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81328
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2000616 n_act=258563 n_pre=258547 n_req=387993 n_req_1=91130 n_req_2=296863 n_req_3=0 n_rd=719706 n_write=59341 bw_util=0.4571 bw_util_1=0.1 bw_util_2=0.357 bw_util_3=0 blp=5.183314 blp_1= 2.001862 blp_2= 3.808339 blp_3= -nan
 n_activity=3051668 dram_eff=0.4938 dram_eff_1=0.1081 dram_eff_2=0.3857 dram_eff_3=0
bk0: 40732a 2548035i bk1: 40960a 2529063i bk2: 40986a 2507913i bk3: 40958a 2491993i bk4: 47466a 2082578i bk5: 47894a 2083446i bk6: 48838a 2255261i bk7: 48786a 2241436i bk8: 48934a 2275422i bk9: 49252a 2246373i bk10: 48794a 2242093i bk11: 48592a 2229329i bk12: 43024a 2485840i bk13: 42808a 2490127i bk14: 40788a 2500277i bk15: 40894a 2475180i 
bw_dist = 0.100	0.357	0.000	0.469	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.54093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365282, Miss = 179511, Miss_rate = 0.491, Pending_hits = 5165, Reservation_fails = 83852
L2_cache_bank[1]: Access = 364284, Miss = 178981, Miss_rate = 0.491, Pending_hits = 5092, Reservation_fails = 85935
L2_cache_bank[2]: Access = 360481, Miss = 179328, Miss_rate = 0.497, Pending_hits = 5112, Reservation_fails = 57941
L2_cache_bank[3]: Access = 361461, Miss = 179219, Miss_rate = 0.496, Pending_hits = 5096, Reservation_fails = 63797
L2_cache_bank[4]: Access = 365299, Miss = 179065, Miss_rate = 0.490, Pending_hits = 5154, Reservation_fails = 75313
L2_cache_bank[5]: Access = 368662, Miss = 178821, Miss_rate = 0.485, Pending_hits = 5078, Reservation_fails = 93382
L2_cache_bank[6]: Access = 359834, Miss = 179956, Miss_rate = 0.500, Pending_hits = 5225, Reservation_fails = 58728
L2_cache_bank[7]: Access = 362171, Miss = 179376, Miss_rate = 0.495, Pending_hits = 5017, Reservation_fails = 70598
L2_cache_bank[8]: Access = 364305, Miss = 179341, Miss_rate = 0.492, Pending_hits = 5042, Reservation_fails = 83269
L2_cache_bank[9]: Access = 366461, Miss = 178725, Miss_rate = 0.488, Pending_hits = 5218, Reservation_fails = 93433
L2_cache_bank[10]: Access = 359885, Miss = 179781, Miss_rate = 0.500, Pending_hits = 5038, Reservation_fails = 57937
L2_cache_bank[11]: Access = 364257, Miss = 180072, Miss_rate = 0.494, Pending_hits = 5382, Reservation_fails = 75055
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365282, Miss = 179511 (0.491), PendingHit = 5165 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364284, Miss = 178981 (0.491), PendingHit = 5092 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360481, Miss = 179328 (0.497), PendingHit = 5112 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361461, Miss = 179219 (0.496), PendingHit = 5096 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365299, Miss = 179065 (0.49), PendingHit = 5154 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368662, Miss = 178821 (0.485), PendingHit = 5078 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359834, Miss = 179956 (0.5), PendingHit = 5225 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362171, Miss = 179376 (0.495), PendingHit = 5017 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364305, Miss = 179341 (0.492), PendingHit = 5042 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366461, Miss = 178725 (0.488), PendingHit = 5218 (0.0142)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359885, Miss = 179781 (0.5), PendingHit = 5038 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364257, Miss = 180072 (0.494), PendingHit = 5382 (0.0148)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.489
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 2328545
Stream 1: Misses  = 1139503
Stream 2: Accesses  = 2033837
Stream 2: Misses  = 1012673
Stream 1+2: Accesses  = 4362382
Stream 1+2: Misses  = 2152176
Total Accesses  = 4362382
MPKI-CORES
CORE_L2MPKI_0	39.921
CORE_L2MPKI_1	41.259
CORE_L2MPKI_2	38.668
CORE_L2MPKI_3	41.005
CORE_L2MPKI_4	38.725
CORE_L2MPKI_5	38.812
CORE_L2MPKI_6	41.176
CORE_L2MPKI_7	40.311
CORE_L2MPKI_8	39.286
CORE_L2MPKI_9	41.301
CORE_L2MPKI_10	2.650
CORE_L2MPKI_11	2.609
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.583
CORE_L2MPKI_14	2.590
CORE_L2MPKI_15	2.616
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.629
CORE_L2MPKI_18	2.553
CORE_L2MPKI_19	2.569
CORE_L2MPKI_20	2.545
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.569
CORE_L2MPKI_23	2.610
CORE_L2MPKI_24	2.587
CORE_L2MPKI_25	2.618
CORE_L2MPKI_26	2.595
CORE_L2MPKI_27	2.634
CORE_L2MPKI_28	2.617
CORE_L2MPKI_29	2.626
CORE_L2MPKI_30	2.567
CORE_L2MPKI_31	2.573
CORE_L2MPKI_32	2.546
CORE_L2MPKI_33	2.544
CORE_L2MPKI_34	2.568
CORE_L2MPKI_35	2.630
CORE_L2MPKI_36	2.568
CORE_L2MPKI_37	2.565
CORE_L2MPKI_38	2.534
CORE_L2MPKI_39	2.606
CORE_L2MPKI_40	2.557
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.555
CORE_L2MPKI_43	2.596
CORE_L2MPKI_44	2.607
CORE_L2MPKI_45	2.601
CORE_L2MPKI_46	2.519
CORE_L2MPKI_47	2.596
CORE_L2MPKI_48	2.592
CORE_L2MPKI_49	2.578
CORE_L2MPKI_50	2.537
CORE_L2MPKI_51	2.562
CORE_L2MPKI_52	2.501
CORE_L2MPKI_53	2.575
CORE_L2MPKI_54	2.516
CORE_L2MPKI_55	2.590
CORE_L2MPKI_56	2.546
CORE_L2MPKI_57	2.555
CORE_L2MPKI_58	2.527
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 15.082
Avg_MPKI_Stream2= 2.564
MISSES-CORES
CORE_MISSES_0	47415
CORE_MISSES_1	43000
CORE_MISSES_2	42081
CORE_MISSES_3	43022
CORE_MISSES_4	43214
CORE_MISSES_5	40751
CORE_MISSES_6	48386
CORE_MISSES_7	42479
CORE_MISSES_8	43715
CORE_MISSES_9	41951
CORE_MISSES_10	35144
CORE_MISSES_11	36102
CORE_MISSES_12	35438
CORE_MISSES_13	34718
CORE_MISSES_14	34474
CORE_MISSES_15	35505
CORE_MISSES_16	33703
CORE_MISSES_17	35593
CORE_MISSES_18	33342
CORE_MISSES_19	35190
CORE_MISSES_20	33987
CORE_MISSES_21	35577
CORE_MISSES_22	33833
CORE_MISSES_23	36367
CORE_MISSES_24	35096
CORE_MISSES_25	35837
CORE_MISSES_26	35114
CORE_MISSES_27	36878
CORE_MISSES_28	35181
CORE_MISSES_29	36410
CORE_MISSES_30	33347
CORE_MISSES_31	34356
CORE_MISSES_32	34093
CORE_MISSES_33	33204
CORE_MISSES_34	33368
CORE_MISSES_35	34491
CORE_MISSES_36	34058
CORE_MISSES_37	34341
CORE_MISSES_38	34246
CORE_MISSES_39	33589
CORE_MISSES_40	33434
CORE_MISSES_41	33272
CORE_MISSES_42	34248
CORE_MISSES_43	33976
CORE_MISSES_44	33882
CORE_MISSES_45	33003
CORE_MISSES_46	34450
CORE_MISSES_47	35311
CORE_MISSES_48	33810
CORE_MISSES_49	34245
CORE_MISSES_50	33738
CORE_MISSES_51	33646
CORE_MISSES_52	33557
CORE_MISSES_53	33479
CORE_MISSES_54	33538
CORE_MISSES_55	33688
CORE_MISSES_56	33774
CORE_MISSES_57	32443
CORE_MISSES_58	33192
CORE_MISSES_59	32894
L2_MISSES = 2152176
L2_total_cache_accesses = 4362382
L2_total_cache_misses = 2152176
L2_total_cache_miss_rate = 0.4933
L2_total_cache_pending_hits = 61619
L2_total_cache_reservation_fails = 899240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1801667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 649375
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5462
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 834
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 975
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1548954
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 46371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 194888
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 170443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60756
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 245
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9929
L2_cache_data_port_util = 0.281
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20465105
icnt_total_pkts_simt_to_mem=4856927
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0359
gpu_ipc_2 =     266.1391
gpu_tot_sim_cycle_stream_1 = 2497549
gpu_tot_sim_cycle_stream_2 = 2494163
gpu_sim_insn_1 = 12577323
gpu_sim_insn_2 = 663794224
gpu_sim_cycle = 2497556
gpu_sim_insn = 676371547
gpu_ipc =     270.8134
gpu_tot_sim_cycle = 2497556
gpu_tot_sim_insn = 676371547
gpu_tot_ipc =     270.8134
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13786537
gpu_stall_icnt2sh    = 22209724
gpu_total_sim_rate=201480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11675442
	L1I_total_cache_misses = 44040
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23789
L1D_cache:
	L1D_cache_core[0]: Access = 133484, Miss = 107389, Miss_rate = 0.805, Pending_hits = 7811, Reservation_fails = 2244923
	L1D_cache_core[1]: Access = 122087, Miss = 97637, Miss_rate = 0.800, Pending_hits = 7218, Reservation_fails = 2089842
	L1D_cache_core[2]: Access = 119337, Miss = 95900, Miss_rate = 0.804, Pending_hits = 6969, Reservation_fails = 2078493
	L1D_cache_core[3]: Access = 119965, Miss = 96576, Miss_rate = 0.805, Pending_hits = 7031, Reservation_fails = 2094860
	L1D_cache_core[4]: Access = 122992, Miss = 98110, Miss_rate = 0.798, Pending_hits = 7256, Reservation_fails = 2110517
	L1D_cache_core[5]: Access = 116948, Miss = 93864, Miss_rate = 0.803, Pending_hits = 7000, Reservation_fails = 2066734
	L1D_cache_core[6]: Access = 133352, Miss = 107281, Miss_rate = 0.804, Pending_hits = 7854, Reservation_fails = 2266162
	L1D_cache_core[7]: Access = 121649, Miss = 97386, Miss_rate = 0.801, Pending_hits = 7191, Reservation_fails = 2100519
	L1D_cache_core[8]: Access = 122676, Miss = 98660, Miss_rate = 0.804, Pending_hits = 7400, Reservation_fails = 2126889
	L1D_cache_core[9]: Access = 117197, Miss = 94162, Miss_rate = 0.803, Pending_hits = 6713, Reservation_fails = 2063568
	L1D_cache_core[10]: Access = 32460, Miss = 31591, Miss_rate = 0.973, Pending_hits = 174, Reservation_fails = 43952
	L1D_cache_core[11]: Access = 33513, Miss = 32851, Miss_rate = 0.980, Pending_hits = 113, Reservation_fails = 35548
	L1D_cache_core[12]: Access = 34085, Miss = 32508, Miss_rate = 0.954, Pending_hits = 220, Reservation_fails = 50908
	L1D_cache_core[13]: Access = 33239, Miss = 32200, Miss_rate = 0.969, Pending_hits = 143, Reservation_fails = 48216
	L1D_cache_core[14]: Access = 32602, Miss = 31726, Miss_rate = 0.973, Pending_hits = 182, Reservation_fails = 46483
	L1D_cache_core[15]: Access = 33540, Miss = 32567, Miss_rate = 0.971, Pending_hits = 101, Reservation_fails = 38433
	L1D_cache_core[16]: Access = 32646, Miss = 31512, Miss_rate = 0.965, Pending_hits = 200, Reservation_fails = 48543
	L1D_cache_core[17]: Access = 33135, Miss = 32272, Miss_rate = 0.974, Pending_hits = 128, Reservation_fails = 36867
	L1D_cache_core[18]: Access = 31566, Miss = 30911, Miss_rate = 0.979, Pending_hits = 168, Reservation_fails = 41344
	L1D_cache_core[19]: Access = 33462, Miss = 32615, Miss_rate = 0.975, Pending_hits = 133, Reservation_fails = 38253
	L1D_cache_core[20]: Access = 31490, Miss = 31251, Miss_rate = 0.992, Pending_hits = 114, Reservation_fails = 33632
	L1D_cache_core[21]: Access = 32279, Miss = 32197, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 25227
	L1D_cache_core[22]: Access = 31173, Miss = 30877, Miss_rate = 0.991, Pending_hits = 120, Reservation_fails = 36923
	L1D_cache_core[23]: Access = 32686, Miss = 32627, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 19678
	L1D_cache_core[24]: Access = 31830, Miss = 31664, Miss_rate = 0.995, Pending_hits = 114, Reservation_fails = 32374
	L1D_cache_core[25]: Access = 32153, Miss = 32111, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 26872
	L1D_cache_core[26]: Access = 31854, Miss = 31692, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 29360
	L1D_cache_core[27]: Access = 32979, Miss = 32901, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 23786
	L1D_cache_core[28]: Access = 31628, Miss = 31500, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 30474
	L1D_cache_core[29]: Access = 32599, Miss = 32524, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 27767
	L1D_cache_core[30]: Access = 30462, Miss = 30462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28453
	L1D_cache_core[31]: Access = 31359, Miss = 31359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27457
	L1D_cache_core[32]: Access = 31422, Miss = 31422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32694
	L1D_cache_core[33]: Access = 30649, Miss = 30649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33692
	L1D_cache_core[34]: Access = 30445, Miss = 30445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[35]: Access = 30931, Miss = 30931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32974
	L1D_cache_core[36]: Access = 31123, Miss = 31123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23745
	L1D_cache_core[37]: Access = 31535, Miss = 31535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29115
	L1D_cache_core[38]: Access = 31708, Miss = 31708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29102
	L1D_cache_core[39]: Access = 30279, Miss = 30279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32675
	L1D_cache_core[40]: Access = 30791, Miss = 30791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32178
	L1D_cache_core[41]: Access = 30591, Miss = 30591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33154
	L1D_cache_core[42]: Access = 31542, Miss = 31542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24900
	L1D_cache_core[43]: Access = 30842, Miss = 30842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31585
	L1D_cache_core[44]: Access = 30538, Miss = 30538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31651
	L1D_cache_core[45]: Access = 29900, Miss = 29900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32795
	L1D_cache_core[46]: Access = 32094, Miss = 32094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19231
	L1D_cache_core[47]: Access = 31944, Miss = 31944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22442
	L1D_cache_core[48]: Access = 30717, Miss = 30717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30291
	L1D_cache_core[49]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27930
	L1D_cache_core[50]: Access = 31248, Miss = 31248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29890
	L1D_cache_core[51]: Access = 30817, Miss = 30817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28125
	L1D_cache_core[52]: Access = 31488, Miss = 31488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27558
	L1D_cache_core[53]: Access = 30582, Miss = 30582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28937
	L1D_cache_core[54]: Access = 31266, Miss = 31266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23892
	L1D_cache_core[55]: Access = 30653, Miss = 30653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32734
	L1D_cache_core[56]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25201
	L1D_cache_core[57]: Access = 29824, Miss = 29824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30793
	L1D_cache_core[58]: Access = 30881, Miss = 30881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27698
	L1D_cache_core[59]: Access = 30199, Miss = 30199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31823
	L1D_total_cache_accesses = 2808838
	L1D_total_cache_misses = 2555294
	L1D_total_cache_miss_rate = 0.9097
	L1D_total_cache_pending_hits = 74743
	L1D_total_cache_reservation_fails = 22832518
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1089417
	L1C_total_cache_misses = 11463
	L1C_total_cache_miss_rate = 0.0105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 134947
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1790213
	L1T_total_cache_miss_rate = 0.3769
	L1T_total_cache_pending_hits = 2959807
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2225847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19574728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077954
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 11463
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2959807
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1790213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3257790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11631402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44040
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3806, 2951, 2951, 3018, 2999, 3396, 3014, 3403, 3459, 2977, 2947, 3882, 2977, 2470, 3003, 3395, 2498, 2386, 2450, 2828, 2541, 2817, 2448, 2794, 2504, 2379, 2532, 2327, 2513, 2324, 2528, 2326, 2503, 2184, 2457, 2318, 2894, 2307, 1852, 2303, 2868, 2316, 2494, 2731, 2201, 2299, 2373, 2698, 
gpgpu_n_tot_thrd_icount = 713521248
gpgpu_n_tot_w_icount = 22297539
gpgpu_n_stall_shd_mem = 43492177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2225847
gpgpu_n_mem_write_global = 332937
gpgpu_n_mem_texture = 1790213
gpgpu_n_mem_const = 7271
gpgpu_n_load_insn  = 48503269
gpgpu_n_store_insn = 1810317
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 8264474
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 134947
gpgpu_stall_shd_mem[c_mem][bk_conf] = 134947
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23824145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50637162	W0_Idle:17637162	W0_Scoreboard:208004410	W1:193285	W2:174454	W3:184592	W4:159900	W5:116711	W6:67225	W7:37680	W8:16664	W9:7140	W10:3411	W11:1556	W12:1673	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21129715
Warp Occupancy Distribution:
Stall:42292544	W0_Idle:11084983	W0_Scoreboard:86043546	W1:193285	W2:174454	W3:184592	W4:159900	W5:116711	W6:67225	W7:37680	W8:16664	W9:7140	W10:3411	W11:1556	W12:1673	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:8655080
Warp Occupancy Distribution:
Stall:8344618	W0_Idle:6552179	W0_Scoreboard:121960864	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12474635
warp_utilization0: 0.074680
warp_utilization1: 0.065819
warp_utilization2: 0.083536
traffic_breakdown_coretomem[CONST_ACC_R] = 58168 {8:7271,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17806776 {8:2225847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18482664 {40:269665,72:14202,136:49070,}
traffic_breakdown_coretomem[INST_ACC_R] = 50480 {8:6310,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14321704 {8:1790213,}
traffic_breakdown_memtocore[CONST_ACC_R] = 523512 {72:7271,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 302674528 {136:2225548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2663496 {8:332937,}
traffic_breakdown_memtocore[INST_ACC_R] = 858160 {136:6310,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 243468968 {136:1790213,}
maxmrqlatency = 1165 
maxdqlatency = 0 
maxmflatency = 5170 
averagemflatency = 624 
averagemflatency_1 = 662 
averagemflatency_2= 580 
averagemrqlatency_1 = 45 
averagemrqlatency_2 = 33 
max_icnt2mem_latency = 4744 
max_icnt2sh_latency = 2497555 
mrq_lat_table:1061818 	47655 	56779 	116964 	325513 	336586 	276349 	139664 	30830 	2470 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12152 	44134 	108572 	314550 	1343808 	2012518 	511763 	8386 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	568520 	164082 	231955 	441908 	773024 	1085726 	949665 	144658 	2979 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	134904 	3498231 	383780 	6078 	39 	0 	0 	1 	1 	13 	88 	1432 	10673 	17133 	29930 	64544 	65029 	115796 	28297 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	720 	4257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        30        28        28        30        27        22        26        26        26        29        34        32        22        32        27 
dram[1]:        30        30        28        28        28        25        27        20        20        25        25        31        32        22        27        22 
dram[2]:        24        29        28        30        22        26        26        29        26        37        18        19        30        26        32        30 
dram[3]:        30        32        24        30        23        25        25        21        21        23        27        30        32        22        28        26 
dram[4]:        30        32        28        33        27        20        27        21        22        28        20        21        24        28        28        32 
dram[5]:        30        23        28        30        25        26        30        20        23        32        23        26        27        30        25        30 
maximum service time to same row:
dram[0]:      7703      9720      7133      7047      4771      8597      9350      9848      7938      6701      5378      4816      5931      6647     12311     11144 
dram[1]:      7446      8225      6129      6975      5300      6747      5246     10778      6601      7921      3997      4619      5571      7537     11494      8697 
dram[2]:     13214     13354      5916      7532      4157      6159     10535      8406      7922      8216      5088      5135      5127      5956     11687      6525 
dram[3]:     11497     12532      5276      5906      4637      7869      9532      7675      7182     13630      4675      5304      4683      6274     10395     11117 
dram[4]:      8670      7966      5511      7026      4722      5891      9327      6969      7677      6631      4868      5151      4822      6725     12473      8363 
dram[5]:     12984     10744      6863      8430      3815      5513      9038      7348      7853      7518      4938      5604      7251      5726     10684      7510 
average row accesses per activate:
dram[0]:  1.543158  1.529639  1.543379  1.534969  1.655258  1.657068  1.529725  1.516737  1.576439  1.565480  1.563917  1.564040  1.479333  1.495089  1.516765  1.505983 
dram[1]:  1.527270  1.532873  1.556726  1.534003  1.637244  1.614560  1.528666  1.522343  1.568098  1.554149  1.557590  1.565007  1.483916  1.476190  1.522938  1.505620 
dram[2]:  1.519631  1.538560  1.546917  1.532975  1.653409  1.634648  1.531111  1.516465  1.558011  1.579550  1.561034  1.565350  1.500876  1.482851  1.503644  1.511357 
dram[3]:  1.524686  1.529399  1.527972  1.549282  1.643950  1.640780  1.510183  1.531873  1.569978  1.572009  1.557166  1.564268  1.494062  1.475786  1.498263  1.518711 
dram[4]:  1.521147  1.532891  1.532125  1.548248  1.675056  1.648927  1.530607  1.535390  1.571823  1.557977  1.557700  1.571778  1.491416  1.488668  1.505640  1.522540 
dram[5]:  1.527002  1.522359  1.540881  1.533232  1.663421  1.642212  1.522276  1.514289  1.575210  1.573606  1.566568  1.573159  1.484476  1.488759  1.516111  1.507651 
average row locality = 2394639/1545608 = 1.549318
average row locality_1 = 1360269/831839 = 1.635255
average row locality_2 = 1034370/713769 = 1.449166
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20442     20414     20570     20466     23707     23765     24450     24198     24465     24314     23921     24034     21430     21400     20526     20388 
dram[1]:     20432     20373     20410     20548     23617     23678     24324     24335     24411     24200     24237     24233     21434     21435     20463     20417 
dram[2]:     20377     20272     20462     20534     23677     23680     24286     24345     24561     24430     23932     23891     21323     21253     20447     20416 
dram[3]:     20312     20340     20490     20367     23840     23873     24389     24353     24538     24604     24289     24079     21543     21435     20555     20325 
dram[4]:     20404     20326     20559     20452     23797     23864     24329     24334     24357     24405     24007     23789     21410     21097     20478     20458 
dram[5]:     20366     20480     20493     20479     23733     23947     24419     24393     24467     24626     24397     24296     21512     21404     20394     20447 
total reads: 2152174
bank skew: 24626/20272 = 1.21
chip skew: 359853/357886 = 1.01
number of total write accesses:
dram[0]:      1369      1391      1738      1745      5697      5812      2542      2536      3583      3395      3263      3454      1010       977      1006      1006 
dram[1]:      1382      1403      1750      1761      5634      5376      2579      2510      3498      3181      3323      3200       985       947      1015      1017 
dram[2]:      1375      1394      1744      1734      5838      5505      2634      2457      3706      3577      3294      3260       950       840      1010      1009 
dram[3]:      1398      1405      1742      1749      5807      5579      2453      2706      3607      3645      3427      3352       977       811      1014      1022 
dram[4]:      1391      1392      1761      1770      5885      5632      2651      2586      3546      3408      3354      3211      1003       776      1012      1022 
dram[5]:      1406      1410      1745      1782      5994      5488      2711      2525      3504      3562      3549      3497       960       780      1015      1031 
total reads: 242465
bank skew: 5994/776 = 7.72
chip skew: 40959/39561 = 1.04
average mf latency per bank:
dram[0]:        840       847       992      1000      1322      1337      1809      1838      1204      1223      1087      1088       962       952       814       806
dram[1]:        790       798       932       968      1244      1356      1710      1766      1136      1169      1002      1018       873       882       727       751
dram[2]:        820       859       965      1038      1319      1440      1797      1880      1194      1238      1091      1121       955      1199       801       834
dram[3]:        787       804       926       968      1245      1339      1713      1751      1120      1153       996      1011       856       886       733       748
dram[4]:        839       850       987      1020      1330      1426      1816      1867      1221      1233      1104      1105       974       973       813       825
dram[5]:        767       838       921      1005      1246      1391      1693      1817      1130      1170       993      1024       855       896       717       780
maximum mf latency per bank:
dram[0]:       4083      3902      4493      3684      4210      4145      4270      4095      4474      4836      4149      4998      3528      4224      3725      4870
dram[1]:       4545      4240      4179      4585      3954      4210      4114      4126      4876      4043      4353      4517      3926      4187      4006      4221
dram[2]:       4159      4799      3405      4161      4111      4064      4080      4156      4786      4455      3904      4186      4370      3602      4447      3859
dram[3]:       4290      4488      4030      3450      3867      3706      5170      4073      4053      4469      4291      4103      4019      3871      3629      4929
dram[4]:       3694      4084      4631      4608      3603      4957      4571      3881      4118      3966      4879      4657      4791      4085      4068      4128
dram[5]:       4535      4000      4199      4283      4172      3946      4064      3840      3703      4184      3895      4367      4015      3739      4020      4935
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2006719 n_act=257185 n_pre=257169 n_req=386397 n_req_1=90374 n_req_2=296023 n_req_3=0 n_rd=716980 n_write=58720 bw_util=0.4553 bw_util_1=0.09919 bw_util_2=0.3561 bw_util_3=0 blp=5.210479 blp_1= 2.013671 blp_2= 3.829436 blp_3= -nan
 n_activity=3045530 dram_eff=0.4928 dram_eff_1=0.1074 dram_eff_2=0.3855 dram_eff_3=0
bk0: 40884a 2545317i bk1: 40828a 2533814i bk2: 41140a 2496723i bk3: 40932a 2488768i bk4: 47414a 2093324i bk5: 47530a 2061897i bk6: 48900a 2258642i bk7: 48396a 2242010i bk8: 48930a 2261958i bk9: 48628a 2269031i bk10: 47842a 2266609i bk11: 48068a 2236042i bk12: 42860a 2473859i bk13: 42800a 2479935i bk14: 41052a 2488696i bk15: 40776a 2476461i 
bw_dist = 0.099	0.356	0.000	0.469	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.79315
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2006906 n_act=257610 n_pre=257594 n_req=385698 n_req_1=88950 n_req_2=296748 n_req_3=0 n_rd=717094 n_write=57569 bw_util=0.4549 bw_util_1=0.09802 bw_util_2=0.3569 bw_util_3=0 blp=5.140028 blp_1= 1.969561 blp_2= 3.803302 blp_3= -nan
 n_activity=3049919 dram_eff=0.4917 dram_eff_1=0.1059 dram_eff_2=0.3858 dram_eff_3=0
bk0: 40864a 2545551i bk1: 40746a 2532615i bk2: 40820a 2519187i bk3: 41096a 2488580i bk4: 47234a 2112916i bk5: 47356a 2092830i bk6: 48648a 2268463i bk7: 48670a 2252056i bk8: 48822a 2273292i bk9: 48400a 2282175i bk10: 48474a 2265909i bk11: 48466a 2252485i bk12: 42868a 2491923i bk13: 42870a 2477480i bk14: 40926a 2501219i bk15: 40834a 2476540i 
bw_dist = 0.098	0.357	0.000	0.470	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39447
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2008317 n_act=257084 n_pre=257068 n_req=385521 n_req_1=89439 n_req_2=296082 n_req_3=0 n_rd=715772 n_write=58532 bw_util=0.4543 bw_util_1=0.09821 bw_util_2=0.3561 bw_util_3=0 blp=5.218844 blp_1= 1.990146 blp_2= 3.843501 blp_3= -nan
 n_activity=3043225 dram_eff=0.4922 dram_eff_1=0.1064 dram_eff_2=0.3858 dram_eff_3=0
bk0: 40754a 2537404i bk1: 40544a 2534608i bk2: 40924a 2499552i bk3: 41068a 2488829i bk4: 47354a 2079013i bk5: 47360a 2079163i bk6: 48572a 2259608i bk7: 48690a 2238494i bk8: 49122a 2246933i bk9: 48860a 2240437i bk10: 47864a 2260167i bk11: 47782a 2246955i bk12: 42646a 2489313i bk13: 42506a 2488063i bk14: 40894a 2484147i bk15: 40832a 2479064i 
bw_dist = 0.098	0.356	0.000	0.469	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.80772
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2002048 n_act=258536 n_pre=258520 n_req=387316 n_req_1=90421 n_req_2=296895 n_req_3=0 n_rd=718664 n_write=59005 bw_util=0.4564 bw_util_1=0.0993 bw_util_2=0.3571 bw_util_3=0 blp=5.132322 blp_1= 1.977880 blp_2= 3.781631 blp_3= -nan
 n_activity=3061281 dram_eff=0.4915 dram_eff_1=0.1069 dram_eff_2=0.3845 dram_eff_3=0
bk0: 40624a 2546952i bk1: 40680a 2535831i bk2: 40980a 2511261i bk3: 40734a 2507759i bk4: 47680a 2093095i bk5: 47746a 2087979i bk6: 48778a 2275122i bk7: 48706a 2244062i bk8: 49076a 2268031i bk9: 49208a 2251132i bk10: 48578a 2252870i bk11: 48158a 2250887i bk12: 43086a 2492963i bk13: 42870a 2497040i bk14: 41110a 2493233i bk15: 40650a 2489629i 
bw_dist = 0.099	0.357	0.000	0.472	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.4834
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2008704 n_act=256634 n_pre=256618 n_req=385715 n_req_1=89882 n_req_2=295833 n_req_3=0 n_rd=716132 n_write=58685 bw_util=0.4546 bw_util_1=0.09873 bw_util_2=0.3558 bw_util_3=0 blp=5.207013 blp_1= 1.998426 blp_2= 3.826124 blp_3= -nan
 n_activity=3037433 dram_eff=0.4934 dram_eff_1=0.1072 dram_eff_2=0.3862 dram_eff_3=0
bk0: 40808a 2537214i bk1: 40652a 2532534i bk2: 41118a 2494504i bk3: 40904a 2494197i bk4: 47594a 2084854i bk5: 47728a 2072532i bk6: 48658a 2259680i bk7: 48668a 2229677i bk8: 48714a 2258572i bk9: 48810a 2255881i bk10: 48014a 2263655i bk11: 47578a 2260382i bk12: 42820a 2481958i bk13: 42194a 2507688i bk14: 40956a 2491632i bk15: 40916a 2484087i 
bw_dist = 0.099	0.356	0.000	0.467	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81328
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296773 n_nop=2000616 n_act=258563 n_pre=258547 n_req=387993 n_req_1=91130 n_req_2=296863 n_req_3=0 n_rd=719706 n_write=59341 bw_util=0.4571 bw_util_1=0.1 bw_util_2=0.357 bw_util_3=0 blp=5.183314 blp_1= 2.001862 blp_2= 3.808339 blp_3= -nan
 n_activity=3051668 dram_eff=0.4938 dram_eff_1=0.1081 dram_eff_2=0.3857 dram_eff_3=0
bk0: 40732a 2548035i bk1: 40960a 2529063i bk2: 40986a 2507913i bk3: 40958a 2491993i bk4: 47466a 2082578i bk5: 47894a 2083446i bk6: 48838a 2255261i bk7: 48786a 2241436i bk8: 48934a 2275422i bk9: 49252a 2246373i bk10: 48794a 2242093i bk11: 48592a 2229329i bk12: 43024a 2485840i bk13: 42808a 2490127i bk14: 40788a 2500277i bk15: 40894a 2475180i 
bw_dist = 0.100	0.357	0.000	0.469	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.54093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365282, Miss = 179511, Miss_rate = 0.491, Pending_hits = 5165, Reservation_fails = 83852
L2_cache_bank[1]: Access = 364284, Miss = 178981, Miss_rate = 0.491, Pending_hits = 5092, Reservation_fails = 85935
L2_cache_bank[2]: Access = 360481, Miss = 179328, Miss_rate = 0.497, Pending_hits = 5112, Reservation_fails = 57941
L2_cache_bank[3]: Access = 361461, Miss = 179219, Miss_rate = 0.496, Pending_hits = 5096, Reservation_fails = 63797
L2_cache_bank[4]: Access = 365299, Miss = 179065, Miss_rate = 0.490, Pending_hits = 5154, Reservation_fails = 75313
L2_cache_bank[5]: Access = 368662, Miss = 178821, Miss_rate = 0.485, Pending_hits = 5078, Reservation_fails = 93382
L2_cache_bank[6]: Access = 359834, Miss = 179956, Miss_rate = 0.500, Pending_hits = 5225, Reservation_fails = 58728
L2_cache_bank[7]: Access = 362171, Miss = 179376, Miss_rate = 0.495, Pending_hits = 5017, Reservation_fails = 70598
L2_cache_bank[8]: Access = 364305, Miss = 179341, Miss_rate = 0.492, Pending_hits = 5042, Reservation_fails = 83269
L2_cache_bank[9]: Access = 366461, Miss = 178725, Miss_rate = 0.488, Pending_hits = 5218, Reservation_fails = 93433
L2_cache_bank[10]: Access = 359885, Miss = 179781, Miss_rate = 0.500, Pending_hits = 5038, Reservation_fails = 57937
L2_cache_bank[11]: Access = 364257, Miss = 180072, Miss_rate = 0.494, Pending_hits = 5382, Reservation_fails = 75055
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365282, Miss = 179511 (0.491), PendingHit = 5165 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364284, Miss = 178981 (0.491), PendingHit = 5092 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360481, Miss = 179328 (0.497), PendingHit = 5112 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361461, Miss = 179219 (0.496), PendingHit = 5096 (0.0141)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365299, Miss = 179065 (0.49), PendingHit = 5154 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368662, Miss = 178821 (0.485), PendingHit = 5078 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359834, Miss = 179956 (0.5), PendingHit = 5225 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362171, Miss = 179376 (0.495), PendingHit = 5017 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364305, Miss = 179341 (0.492), PendingHit = 5042 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366461, Miss = 178725 (0.488), PendingHit = 5218 (0.0142)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359885, Miss = 179781 (0.5), PendingHit = 5038 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364257, Miss = 180072 (0.494), PendingHit = 5382 (0.0148)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.489
Stream 2: L2 Cache Miss Rate = 0.498
Stream 1: Accesses  = 2328545
Stream 1: Misses  = 1139503
Stream 2: Accesses  = 2033837
Stream 2: Misses  = 1012673
Stream 1+2: Accesses  = 4362382
Stream 1+2: Misses  = 2152176
Total Accesses  = 4362382
MPKI-CORES
CORE_L2MPKI_0	39.921
CORE_L2MPKI_1	41.259
CORE_L2MPKI_2	38.668
CORE_L2MPKI_3	41.005
CORE_L2MPKI_4	38.725
CORE_L2MPKI_5	38.812
CORE_L2MPKI_6	41.176
CORE_L2MPKI_7	40.311
CORE_L2MPKI_8	39.286
CORE_L2MPKI_9	41.301
CORE_L2MPKI_10	2.650
CORE_L2MPKI_11	2.609
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.583
CORE_L2MPKI_14	2.590
CORE_L2MPKI_15	2.616
CORE_L2MPKI_16	2.568
CORE_L2MPKI_17	2.629
CORE_L2MPKI_18	2.553
CORE_L2MPKI_19	2.569
CORE_L2MPKI_20	2.545
CORE_L2MPKI_21	2.587
CORE_L2MPKI_22	2.569
CORE_L2MPKI_23	2.610
CORE_L2MPKI_24	2.587
CORE_L2MPKI_25	2.618
CORE_L2MPKI_26	2.595
CORE_L2MPKI_27	2.634
CORE_L2MPKI_28	2.617
CORE_L2MPKI_29	2.626
CORE_L2MPKI_30	2.567
CORE_L2MPKI_31	2.573
CORE_L2MPKI_32	2.546
CORE_L2MPKI_33	2.544
CORE_L2MPKI_34	2.568
CORE_L2MPKI_35	2.630
CORE_L2MPKI_36	2.568
CORE_L2MPKI_37	2.565
CORE_L2MPKI_38	2.534
CORE_L2MPKI_39	2.606
CORE_L2MPKI_40	2.557
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.555
CORE_L2MPKI_43	2.596
CORE_L2MPKI_44	2.607
CORE_L2MPKI_45	2.601
CORE_L2MPKI_46	2.519
CORE_L2MPKI_47	2.596
CORE_L2MPKI_48	2.592
CORE_L2MPKI_49	2.578
CORE_L2MPKI_50	2.537
CORE_L2MPKI_51	2.562
CORE_L2MPKI_52	2.501
CORE_L2MPKI_53	2.575
CORE_L2MPKI_54	2.516
CORE_L2MPKI_55	2.590
CORE_L2MPKI_56	2.546
CORE_L2MPKI_57	2.555
CORE_L2MPKI_58	2.527
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 15.082
Avg_MPKI_Stream2= 2.564
MISSES-CORES
CORE_MISSES_0	47415
CORE_MISSES_1	43000
CORE_MISSES_2	42081
CORE_MISSES_3	43022
CORE_MISSES_4	43214
CORE_MISSES_5	40751
CORE_MISSES_6	48386
CORE_MISSES_7	42479
CORE_MISSES_8	43715
CORE_MISSES_9	41951
CORE_MISSES_10	35144
CORE_MISSES_11	36102
CORE_MISSES_12	35438
CORE_MISSES_13	34718
CORE_MISSES_14	34474
CORE_MISSES_15	35505
CORE_MISSES_16	33703
CORE_MISSES_17	35593
CORE_MISSES_18	33342
CORE_MISSES_19	35190
CORE_MISSES_20	33987
CORE_MISSES_21	35577
CORE_MISSES_22	33833
CORE_MISSES_23	36367
CORE_MISSES_24	35096
CORE_MISSES_25	35837
CORE_MISSES_26	35114
CORE_MISSES_27	36878
CORE_MISSES_28	35181
CORE_MISSES_29	36410
CORE_MISSES_30	33347
CORE_MISSES_31	34356
CORE_MISSES_32	34093
CORE_MISSES_33	33204
CORE_MISSES_34	33368
CORE_MISSES_35	34491
CORE_MISSES_36	34058
CORE_MISSES_37	34341
CORE_MISSES_38	34246
CORE_MISSES_39	33589
CORE_MISSES_40	33434
CORE_MISSES_41	33272
CORE_MISSES_42	34248
CORE_MISSES_43	33976
CORE_MISSES_44	33882
CORE_MISSES_45	33003
CORE_MISSES_46	34450
CORE_MISSES_47	35311
CORE_MISSES_48	33810
CORE_MISSES_49	34245
CORE_MISSES_50	33738
CORE_MISSES_51	33646
CORE_MISSES_52	33557
CORE_MISSES_53	33479
CORE_MISSES_54	33538
CORE_MISSES_55	33688
CORE_MISSES_56	33774
CORE_MISSES_57	32443
CORE_MISSES_58	33192
CORE_MISSES_59	32894
L2_MISSES = 2152176
L2_total_cache_accesses = 4362382
L2_total_cache_misses = 2152176
L2_total_cache_miss_rate = 0.4933
L2_total_cache_pending_hits = 61619
L2_total_cache_reservation_fails = 899240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1801667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 649375
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5462
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 834
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 975
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1548954
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 46371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 194888
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 170443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60756
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 245
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9929
L2_cache_data_port_util = 0.281
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20465105
icnt_total_pkts_simt_to_mem=4856927
