#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 14 21:14:23 2022
# Process ID: 29480
# Current directory: C:/Users/86183/Desktop/lab5_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35052 C:\Users\86183\Desktop\lab5_1_1\lab5_1_1.xpr
# Log file: C:/Users/86183/Desktop/lab5_1_1/vivado.log
# Journal file: C:/Users/86183/Desktop/lab5_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86183/Desktop/lab5_1_1/lab5_1_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86183/lab5_1_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 795.254 ; gain = 159.656
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.070 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1697.453 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1697.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1833.945 ; gain = 1021.762
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 14 21:17:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/86183/Desktop/lab5_1_1/lab5_1_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.547 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/86183/Desktop/lab5_1_1/lab5_1_1.srcs/constrs_1/new/5_1_1.xdc]
Finished Parsing XDC File [C:/Users/86183/Desktop/lab5_1_1/lab5_1_1.srcs/constrs_1/new/5_1_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 21:25:39 2022...
