vendor_name = ModelSim
source_file = 1, C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/ripple_carry_adder/ripple_carry_adder_subber.vhd
source_file = 1, tb_ripple_carry_adder.vhd
source_file = 1, C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/ripple_carry_adder/four_bit_ripple_carry_adder_subber.vhd
source_file = 1, C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/ripple_carry_adder/tb_four_bit_ripple_carry_adder_subber.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/ripple_carry_adder/db/ripple_carry_adder.cbx.xml
design_name = four_bit_ripple_carry_adder_subber
instance = comp, \c_o~output\, c_o~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \s[0]~output\, s[0]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \s[1]~output\, s[1]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \s[2]~output\, s[2]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \s[3]~output\, s[3]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x_o[0]~output\, x_o[0]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x_o[1]~output\, x_o[1]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x_o[2]~output\, x_o[2]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x_o[3]~output\, x_o[3]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y_o[0]~output\, y_o[0]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y_o[1]~output\, y_o[1]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y_o[2]~output\, y_o[2]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y_o[3]~output\, y_o[3]~output, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x[1]~input\, x[1]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \c_i~input\, c_i~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \mode~input\, mode~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y[0]~input\, y[0]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x[0]~input\, x[0]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_1|c_o~0\, adder_subber_1|c_o~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y[1]~input\, y[1]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_2|c_o~0\, adder_subber_2|c_o~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x[2]~input\, x[2]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y[2]~input\, y[2]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_3|c_o~0\, adder_subber_3|c_o~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \x[3]~input\, x[3]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \y[3]~input\, y[3]~input, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_4|c_o~0\, adder_subber_4|c_o~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_1|s~0\, adder_subber_1|s~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_2|s~0\, adder_subber_2|s~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_3|s~0\, adder_subber_3|s~0, four_bit_ripple_carry_adder_subber, 1
instance = comp, \adder_subber_4|s~0\, adder_subber_4|s~0, four_bit_ripple_carry_adder_subber, 1
