

================================================================
== Vivado HLS Report for 'init_3d_mem'
================================================================
* Date:           Sun Dec  1 01:11:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.322 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_3D_MEM_LOOP_2   |       36|       36|         6|          -|          -|     6|    no    |
        | + INIT_3D_MEM_LOOP_3  |        4|        4|         1|          -|          -|     4|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     42|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     39|    -|
|Register         |        -|      -|      24|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      24|     81|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln50_fu_124_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln51_fu_144_p2   |     +    |      0|  0|  12|           3|           1|
    |icmp_ln50_fu_118_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln51_fu_138_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  42|          12|           9|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          4|    1|          4|
    |j_0_0_reg_96   |   9|          2|    3|          6|
    |k_0_0_reg_107  |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  39|          8|    7|         16|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln50_reg_157        |  3|   0|    3|          0|
    |ap_CS_fsm               |  3|   0|    3|          0|
    |j_0_0_reg_96            |  3|   0|    3|          0|
    |k_0_0_reg_107           |  3|   0|    3|          0|
    |mem_0_0_V_addr_reg_162  |  3|   0|    3|          0|
    |mem_1_0_V_addr_reg_167  |  3|   0|    3|          0|
    |mem_2_0_V_addr_reg_172  |  3|   0|    3|          0|
    |mem_3_0_V_addr_reg_177  |  3|   0|    3|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 24|   0|   24|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  init_3d_mem | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  init_3d_mem | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  init_3d_mem | return value |
|ap_done             | out |    1| ap_ctrl_hs |  init_3d_mem | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  init_3d_mem | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  init_3d_mem | return value |
|mem_0_0_V_address0  | out |    3|  ap_memory |   mem_0_0_V  |     array    |
|mem_0_0_V_ce0       | out |    1|  ap_memory |   mem_0_0_V  |     array    |
|mem_0_0_V_we0       | out |    1|  ap_memory |   mem_0_0_V  |     array    |
|mem_0_0_V_d0        | out |    8|  ap_memory |   mem_0_0_V  |     array    |
|mem_1_0_V_address0  | out |    3|  ap_memory |   mem_1_0_V  |     array    |
|mem_1_0_V_ce0       | out |    1|  ap_memory |   mem_1_0_V  |     array    |
|mem_1_0_V_we0       | out |    1|  ap_memory |   mem_1_0_V  |     array    |
|mem_1_0_V_d0        | out |    8|  ap_memory |   mem_1_0_V  |     array    |
|mem_2_0_V_address0  | out |    3|  ap_memory |   mem_2_0_V  |     array    |
|mem_2_0_V_ce0       | out |    1|  ap_memory |   mem_2_0_V  |     array    |
|mem_2_0_V_we0       | out |    1|  ap_memory |   mem_2_0_V  |     array    |
|mem_2_0_V_d0        | out |    8|  ap_memory |   mem_2_0_V  |     array    |
|mem_3_0_V_address0  | out |    3|  ap_memory |   mem_3_0_V  |     array    |
|mem_3_0_V_ce0       | out |    1|  ap_memory |   mem_3_0_V  |     array    |
|mem_3_0_V_we0       | out |    1|  ap_memory |   mem_3_0_V  |     array    |
|mem_3_0_V_d0        | out |    8|  ap_memory |   mem_3_0_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

