*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Thu Dec 23 21:25:44 EET 2021
         ppid/pid : 3242/3252
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse
         logfile  : /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/oasys.log.00
         tmpdir   : /tmp/oasys.3242/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/scripts/run.tcl
> source scripts/0_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/rtl/seperate56IfElse.vhd
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seperate56_ifelse
starting synthesize at 00:00:03(cpu)/0:00:15(wall) 99MB(vsz)/401MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seperate56_ifelse' (depth 1) ((/home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/rtl/seperate56IfElse.vhd:5))  [VHDL-600]
info:    module 'seperate56_ifelse' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seperate56_ifelse' (depth 1) (1#1) ((/home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/rtl/seperate56IfElse.vhd:5))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:03(cpu)/0:00:15(wall) 123MB(vsz)/427MB(peak)
> write_design /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/odb/2_synthesized.odb
info:    design 'seperate56_ifelse' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seperate56_ifelse' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/constraints/demo_adder_func.sdc
> ﻿
error:   invalid command "﻿" (/home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/constraints/demo_adder_func.sdc:1)
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> set io_clock_period     1.0
> set clock_period        1.5
> ##clk is in your design.
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> create_clock -name vsysclk -period ${io_clock_period}
warning: redefining clock 'vsysclk'  [TA-109]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+-----------------+-----------+------------
                        |                 |Area (squm)|Leakage (uW)
------------------------+-----------------+-----------+------------
Design Name             |seperate56_ifelse|           |            
  Total Instances       |              133|        142|       3.179
    Macros              |                0|          0|       0.000
    Pads                |                0|          0|       0.000
    Phys                |                0|          0|       0.000
    Blackboxes          |                0|          0|       0.000
    Cells               |              133|        142|       3.179
      Buffers           |                0|          0|       0.000
      Inverters         |               22|         12|       0.316
      Clock-Gates       |                0|          0|       0.000
      Combinational     |              108|        114|       2.605
      Latches           |                0|          0|       0.000
      FlipFlops         |                3|         16|       0.259
       Single-Bit FF    |                3|         16|       0.259
       Multi-Bit FF     |                0|          0|       0.000
       Clock-Gated      |                0|           |            
       Bits             |                3|         16|       0.259
         Load-Enabled   |                0|           |            
         Clock-Gated    |                0|           |            
  Tristate Pin Count    |                0|           |            
Physical Info           |Unplaced         |           |            
  Chip Size (mm x mm)   |                 |          0|            
  Fixed Cell Area       |                 |          0|            
    Phys Only           |                0|          0|            
  Placeable Area        |                 |          0|            
  Movable Cell Area     |                 |        142|            
  Utilization (%)       |                 |           |            
  Chip Utilization (%)  |                 |           |            
  Total Wire Length (mm)|            0.000|           |            
  Longest Wire (mm)     |                 |           |            
  Average Wire (mm)     |                 |           |            
------------------------+-----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk Rst SFD SRD SW SFA ST[6] ST[5] ST[4] ST[3] ST[2] ST[1] ST[0] }
# group_path -from clk Rst SFD SRD SW SFA {ST[6]} {ST[5]} {ST[4]} {ST[3]} {ST[2]} {ST[1]} {ST[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk Rst SFD SRD SW SFA ST[6] ST[5] ST[4] ST[3] ST[2] ST[1] ST[0] } -to { fdoor rdoor winbuzz alarmbuzz heater cooler display[2] display[1] display[0] }
# group_path -from clk Rst SFD SRD SW SFA {ST[6]} {ST[5]} {ST[4]} {ST[3]} {ST[2]} {ST[1]} {ST[0]} -to fdoor rdoor winbuzz alarmbuzz heater cooler {display[2]} {display[1]} {display[0]}
> all_outputs
> group_path -name R2O -to { fdoor rdoor winbuzz alarmbuzz heater cooler display[2] display[1] display[0] }
# group_path -to fdoor rdoor winbuzz alarmbuzz heater cooler {display[2]} {display[1]} {display[0]}
> optimize -virtual
starting optimize at 00:00:03(cpu)/0:00:15(wall) 124MB(vsz)/427MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=3343:  /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 132.7squm (#1, 0 secs)
info: optimized 'seperate56_ifelse__genmod__0' area changed -66.8squm (x1), total 66.0squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 66.0squm (#3, 0 secs)
done optimizing area at 00:00:04(cpu)/0:00:16(wall) 126MB(vsz)/447MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seperate56_ifelse' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 66.0squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 1107.5ps
info: activated path group I2R @ 534.9ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ -17772.7ps
info: (0) optimizing 'fdoor' (path group R2O) @ -17772.7ps(1/2) (0 secs)
info: (1) optimizing 'cooler' (path group R2O) @ -17738.6ps(1/2) (0 secs)
info: (2) optimizing 'cooler' (path group R2O) @ -17731.3ps(1/2) (0 secs)
info: (3) optimizing 'cooler' (path group R2O) @ -17725.0ps(1/2) (0 secs)
info: optimization accepted active group hill climbing move (-17731.5/regenerate.Id 6.5ps)
info: (4) optimizing 'fdoor' (path group R2O) @ -17725.8ps(1/2) (1 secs)
info: trying repartition rtl-partition
One More Try ...
info: (5) optimizing 'fdoor' (path group R2O) @ -17725.8ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group R2O @ -17725.8ps
info: finished path group I2R @ 425.6ps
info: finished path group default @ 952.1ps
info: reactivating path groups
info: reactivated path group default @ 952.1ps
info: reactivated path group I2R @ 425.6ps
info: reactivated path group R2O @ -17725.8ps
info: (6) optimizing 'fdoor' (path group R2O) @ -17725.8ps(1/2) (0 secs)
info: trying repartition rtl-partition
One More Try ...
info: (7) optimizing 'fdoor' (path group R2O) @ -17725.8ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group R2O @ -17725.8ps
info: finished path group I2R @ 425.6ps
info: finished path group default @ 952.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seperate56_ifelse
info: skipped 'seperate56_ifelse__genmod__0' [1] (1#1)
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: -17725.8ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:05(cpu)/0:00:17(wall) 143MB(vsz)/457MB(peak)
finished optimize at 00:00:05(cpu)/0:00:17(wall) 143MB(vsz)/457MB(peak)
> write_design /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 508.5
Slack: 952.1
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
state_reg[2]/CK->Q       DFFR_X2#*               rr    174.5    174.5    174.5      0.0      0.0      5.1     86.0      9              /PD_TOP        (1.10)
rt_shieldBuf__1/A->Z     BUF_X1#*                rr    263.2     88.7     88.6      0.1     15.3      1.3     30.9      2              /PD_TOP        (1.10)
i_0_7_54/A->ZN           INV_X8                  rf    272.4      9.2      9.2      0.0     15.3      2.1     11.9      3              /PD_TOP        (1.10)
i_0_7_33/A1->ZN          NAND2_X4*               fr    303.7     31.3     31.3      0.0      4.3      2.1     35.5      3              /PD_TOP        (1.10)
i_0_7_32/A->ZN           INV_X8                  rf    313.4      9.7      9.7      0.0     15.3      1.9     13.6      3              /PD_TOP        (1.10)
i_0_7_28/A3->ZN          NOR3_X4*                fr    410.0     96.6     96.6      0.0      4.5      1.5     29.4      2              /PD_TOP        (1.10)
i_0_7_27/A->ZN           INV_X8                  rf    418.4      8.4      8.4      0.0     15.3      1.4      9.3      2              /PD_TOP        (1.10)
i_0_7_8/B2->ZN           OAI21_X4                fr    446.8     28.4     28.4      0.0      4.0      0.8      3.4      1              /PD_TOP        (1.10)
i_0_7_7/A->ZN            OAI221_X2               rf    482.3     35.5     35.5      0.0     17.4      0.9      3.5      1              /PD_TOP        (1.10)
i_0_7_0/A->ZN            OAI221_X2               fr    508.5     26.2     26.2      0.0     18.2      0.9      2.0      1              /PD_TOP        (1.10)
state_reg[0]/D           DFFR_X2#                 r    508.5      0.0               0.0     35.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[3]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1455.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 44.7)
Data arrival time: 1029.7
Slack: 425.6
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[3]                    {set_input_delay}        f    700.0    700.0    700.0                        1.9      8.0      2                                   
i_0_7_43/A2->ZN          OR3_X4                  ff    801.1    101.1    101.1      0.0    100.0      0.7      4.8      1              /PD_TOP        (1.10)
i_0_7_42/B2->ZN          OAI21_X4*               fr    871.0     69.9     69.9      0.0     12.0      2.8     40.2      4              /PD_TOP        (1.10)
i_0_7_41/A->ZN           INV_X8                  rf    882.6     11.6     11.5      0.1     15.3      3.5     20.5      5              /PD_TOP        (1.10)
i_0_7_37/A2->ZN          OR2_X4                  ff    931.4     48.8     48.7      0.1      5.3      2.3     12.7      3              /PD_TOP        (1.10)
i_0_7_4/B->ZN            AOI211_X2               fr    997.7     66.3     66.3      0.0     10.5      0.9      3.2      1              /PD_TOP        (1.10)
i_0_7_0/C1->ZN           OAI221_X2               rf   1029.7     32.0     32.0      0.0     39.4      0.9      2.0      1              /PD_TOP        (1.10)
state_reg[0]/D           DFFR_X2#                 f   1029.7      0.0               0.0     16.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 225.8
Slack: -17725.8
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
state_reg[0]/CK->Q       DFFR_X2#*               rr    171.1    171.1    171.1      0.0      0.0      4.5     72.2      7              /PD_TOP        (1.10)
i_0_6_2/A1->ZN           NAND3_X4                rf    207.3     36.2     36.1      0.1     15.3      0.6     26.1      1              /PD_TOP        (1.10)
i_0_6_3/A->ZN            INV_X8                  fr    225.8     18.5     18.5      0.0     24.6      1.2     11.2      1              /PD_TOP        (1.10)
fdoor                                             r    225.8      0.0               0.0      7.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    952.1
2    |I2R    | 1.000|      0.0|    425.6
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0| -17725.8
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.075000 } -bottom 42.075 -top {72.075000 }
info:    create placement blockage 'blk_top' (0.000000 42.075000) (72.075000 72.075000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.075000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.075000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.075000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.075000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.075 -right {72.075000 } -bottom 0 -top {72.075000 }
info:    create placement blockage 'blk_right' (42.075000 0.000000) (72.075000 72.075000)  [FP-103]
> optimize -place
starting optimize at 00:00:05(cpu)/0:00:17(wall) 144MB(vsz)/457MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
1 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (108.000000ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -108 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 68.20% average utilization: 17.05%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = -17725.8ps
info:	placing 22 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
1 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (108.000000ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 68.20% average utilization: 17.05%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               798.24
Average Wire      =                36.28
Longest Wire      =                36.82
Shortest Wire     =                35.70
WNS               = -17728.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ -17728.5ps
done optimize placement at 00:00:07(cpu)/0:00:20(wall) 343MB(vsz)/684MB(peak)
finished optimize at 00:00:07(cpu)/0:00:20(wall) 343MB(vsz)/684MB(peak)
> write_design /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/rpt/design.rpt
> write_design /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/odb/demo_adder.odb
> write_mxdb /home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/output/mxdb/demo_adder.mxdb
info: using ptf '/home/vlsi/Desktop/VLSI/Smart_Home/seperate56IfElse/lib_data/NCSU_FreePDK_45nm.ptf'
