// Package mos6502 is a small, generic 6502 toolkit shared across the projects
// in this repository: a table-driven disassembler (this file) and a minimal
// but complete executable CPU core (cpu.go). Both operate on raw 6502 code and
// make no assumptions about where that code came from.
package mos6502

import "fmt"

type mode int

const (
	imp mode = iota
	acc
	imm
	zp
	zpx
	zpy
	izx
	izy
	rel
	abs
	abx
	aby
	ind
)

var modeLen = map[mode]int{
	imp: 1, acc: 1, imm: 2, zp: 2, zpx: 2, zpy: 2, izx: 2, izy: 2, rel: 2,
	abs: 3, abx: 3, aby: 3, ind: 3,
}

type opcode struct {
	mn string
	m  mode
}

var ops = map[byte]opcode{
	0x00: {"BRK", imp}, 0x01: {"ORA", izx}, 0x05: {"ORA", zp}, 0x06: {"ASL", zp},
	0x08: {"PHP", imp}, 0x09: {"ORA", imm}, 0x0A: {"ASL", acc}, 0x0D: {"ORA", abs},
	0x0E: {"ASL", abs}, 0x10: {"BPL", rel}, 0x11: {"ORA", izy}, 0x15: {"ORA", zpx},
	0x16: {"ASL", zpx}, 0x18: {"CLC", imp}, 0x19: {"ORA", aby}, 0x1D: {"ORA", abx},
	0x1E: {"ASL", abx}, 0x20: {"JSR", abs}, 0x21: {"AND", izx}, 0x24: {"BIT", zp},
	0x25: {"AND", zp}, 0x26: {"ROL", zp}, 0x28: {"PLP", imp}, 0x29: {"AND", imm},
	0x2A: {"ROL", acc}, 0x2C: {"BIT", abs}, 0x2D: {"AND", abs}, 0x2E: {"ROL", abs},
	0x30: {"BMI", rel}, 0x31: {"AND", izy}, 0x35: {"AND", zpx}, 0x36: {"ROL", zpx},
	0x38: {"SEC", imp}, 0x39: {"AND", aby}, 0x3D: {"AND", abx}, 0x3E: {"ROL", abx},
	0x40: {"RTI", imp}, 0x41: {"EOR", izx}, 0x45: {"EOR", zp}, 0x46: {"LSR", zp},
	0x48: {"PHA", imp}, 0x49: {"EOR", imm}, 0x4A: {"LSR", acc}, 0x4C: {"JMP", abs},
	0x4D: {"EOR", abs}, 0x4E: {"LSR", abs}, 0x50: {"BVC", rel}, 0x51: {"EOR", izy},
	0x55: {"EOR", zpx}, 0x56: {"LSR", zpx}, 0x58: {"CLI", imp}, 0x59: {"EOR", aby},
	0x5D: {"EOR", abx}, 0x5E: {"LSR", abx}, 0x60: {"RTS", imp}, 0x61: {"ADC", izx},
	0x65: {"ADC", zp}, 0x66: {"ROR", zp}, 0x68: {"PLA", imp}, 0x69: {"ADC", imm},
	0x6A: {"ROR", acc}, 0x6C: {"JMP", ind}, 0x6D: {"ADC", abs}, 0x6E: {"ROR", abs},
	0x70: {"BVS", rel}, 0x71: {"ADC", izy}, 0x75: {"ADC", zpx}, 0x76: {"ROR", zpx},
	0x78: {"SEI", imp}, 0x79: {"ADC", aby}, 0x7D: {"ADC", abx}, 0x7E: {"ROR", abx},
	0x81: {"STA", izx}, 0x84: {"STY", zp}, 0x85: {"STA", zp}, 0x86: {"STX", zp},
	0x88: {"DEY", imp}, 0x8A: {"TXA", imp}, 0x8C: {"STY", abs}, 0x8D: {"STA", abs},
	0x8E: {"STX", abs}, 0x90: {"BCC", rel}, 0x91: {"STA", izy}, 0x94: {"STY", zpx},
	0x95: {"STA", zpx}, 0x96: {"STX", zpy}, 0x98: {"TYA", imp}, 0x99: {"STA", aby},
	0x9A: {"TXS", imp}, 0x9D: {"STA", abx}, 0xA0: {"LDY", imm}, 0xA1: {"LDA", izx},
	0xA2: {"LDX", imm}, 0xA4: {"LDY", zp}, 0xA5: {"LDA", zp}, 0xA6: {"LDX", zp},
	0xA8: {"TAY", imp}, 0xA9: {"LDA", imm}, 0xAA: {"TAX", imp}, 0xAC: {"LDY", abs},
	0xAD: {"LDA", abs}, 0xAE: {"LDX", abs}, 0xB0: {"BCS", rel}, 0xB1: {"LDA", izy},
	0xB4: {"LDY", zpx}, 0xB5: {"LDA", zpx}, 0xB6: {"LDX", zpy}, 0xB8: {"CLV", imp},
	0xB9: {"LDA", aby}, 0xBA: {"TSX", imp}, 0xBC: {"LDY", abx}, 0xBD: {"LDA", abx},
	0xBE: {"LDX", aby}, 0xC0: {"CPY", imm}, 0xC1: {"CMP", izx}, 0xC4: {"CPY", zp},
	0xC5: {"CMP", zp}, 0xC6: {"DEC", zp}, 0xC8: {"INY", imp}, 0xC9: {"CMP", imm},
	0xCA: {"DEX", imp}, 0xCC: {"CPY", abs}, 0xCD: {"CMP", abs}, 0xCE: {"DEC", abs},
	0xD0: {"BNE", rel}, 0xD1: {"CMP", izy}, 0xD5: {"CMP", zpx}, 0xD6: {"DEC", zpx},
	0xD8: {"CLD", imp}, 0xD9: {"CMP", aby}, 0xDD: {"CMP", abx}, 0xDE: {"DEC", abx},
	0xE0: {"CPX", imm}, 0xE1: {"SBC", izx}, 0xE4: {"CPX", zp}, 0xE5: {"SBC", zp},
	0xE6: {"INC", zp}, 0xE8: {"INX", imp}, 0xE9: {"SBC", imm}, 0xEA: {"NOP", imp},
	0xEC: {"CPX", abs}, 0xED: {"SBC", abs}, 0xEE: {"INC", abs}, 0xF0: {"BEQ", rel},
	0xF1: {"SBC", izy}, 0xF5: {"SBC", zpx}, 0xF6: {"INC", zpx}, 0xF8: {"SED", imp},
	0xF9: {"SBC", aby}, 0xFD: {"SBC", abx}, 0xFE: {"INC", abx},
}

// Disassemble renders code at the given load address, one line per
// instruction, in "ADDR: BYTES  MNEMONIC OPERAND" format. Bytes that are
// not documented opcodes become ".byte" lines.
func Disassemble(code []byte, addr uint16) []string {
	var out []string
	pc := 0
	for pc < len(code) {
		a := addr + uint16(pc)
		op, known := ops[code[pc]]
		if !known {
			out = append(out, fmt.Sprintf("$%04X: %02X        .byte $%02X", a, code[pc], code[pc]))
			pc++
			continue
		}
		n := modeLen[op.m]
		if pc+n > len(code) {
			out = append(out, fmt.Sprintf("$%04X: %02X        .byte $%02X ; truncated", a, code[pc], code[pc]))
			pc++
			continue
		}
		raw := ""
		for i := 0; i < n; i++ {
			raw += fmt.Sprintf("%02X ", code[pc+i])
		}
		var arg string
		b1 := byte(0)
		var w uint16
		if n >= 2 {
			b1 = code[pc+1]
		}
		if n == 3 {
			w = uint16(code[pc+1]) | uint16(code[pc+2])<<8
		}
		switch op.m {
		case imp:
		case acc:
			arg = "A"
		case imm:
			arg = fmt.Sprintf("#$%02X", b1)
		case zp:
			arg = fmt.Sprintf("$%02X", b1)
		case zpx:
			arg = fmt.Sprintf("$%02X,X", b1)
		case zpy:
			arg = fmt.Sprintf("$%02X,Y", b1)
		case izx:
			arg = fmt.Sprintf("($%02X,X)", b1)
		case izy:
			arg = fmt.Sprintf("($%02X),Y", b1)
		case rel:
			arg = fmt.Sprintf("$%04X", a+2+uint16(int8(b1)))
		case abs:
			arg = fmt.Sprintf("$%04X", w)
		case abx:
			arg = fmt.Sprintf("$%04X,X", w)
		case aby:
			arg = fmt.Sprintf("$%04X,Y", w)
		case ind:
			arg = fmt.Sprintf("($%04X)", w)
		}
		line := fmt.Sprintf("$%04X: %-9s %s", a, raw, op.mn)
		if arg != "" {
			line += " " + arg
		}
		out = append(out, line)
		pc += n
	}
	return out
}
